VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR0/HWVMXR0.cpp@ 32847

Last change on this file since 32847 was 32847, checked in by vboxsync, 14 years ago

Clear VMCPU_FF_TO_R3 on the way out
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 197.3 KB
Line 
1/* $Id: HWVMXR0.cpp 32847 2010-09-30 14:18:37Z vboxsync $ */
2/** @file
3 * HWACCM VMX - Host Context Ring 0.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*******************************************************************************
20* Header Files *
21*******************************************************************************/
22#define LOG_GROUP LOG_GROUP_HWACCM
23#include <VBox/hwaccm.h>
24#include <VBox/pgm.h>
25#include <VBox/dbgf.h>
26#include <VBox/selm.h>
27#include <VBox/iom.h>
28#include <VBox/rem.h>
29#include <VBox/tm.h>
30#include "HWACCMInternal.h"
31#include <VBox/vm.h>
32#include <VBox/x86.h>
33#include <VBox/pdmapi.h>
34#include <VBox/err.h>
35#include <VBox/log.h>
36#include <iprt/asm-amd64-x86.h>
37#include <iprt/assert.h>
38#include <iprt/param.h>
39#include <iprt/string.h>
40#include <iprt/time.h>
41#ifdef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
42# include <iprt/thread.h>
43#endif
44#include "HWVMXR0.h"
45
46/*******************************************************************************
47* Defined Constants And Macros *
48*******************************************************************************/
49#if defined(RT_ARCH_AMD64)
50# define VMX_IS_64BIT_HOST_MODE() (true)
51#elif defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
52# define VMX_IS_64BIT_HOST_MODE() (g_fVMXIs64bitHost != 0)
53#else
54# define VMX_IS_64BIT_HOST_MODE() (false)
55#endif
56
57/*******************************************************************************
58* Global Variables *
59*******************************************************************************/
60/* IO operation lookup arrays. */
61static uint32_t const g_aIOSize[4] = {1, 2, 0, 4};
62static uint32_t const g_aIOOpAnd[4] = {0xff, 0xffff, 0, 0xffffffff};
63
64#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
65/** See HWACCMR0A.asm. */
66extern "C" uint32_t g_fVMXIs64bitHost;
67#endif
68
69/*******************************************************************************
70* Local Functions *
71*******************************************************************************/
72static void VMXR0ReportWorldSwitchError(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rc, PCPUMCTX pCtx);
73static void vmxR0SetupTLBEPT(PVM pVM, PVMCPU pVCpu);
74static void vmxR0SetupTLBVPID(PVM pVM, PVMCPU pVCpu);
75static void vmxR0SetupTLBDummy(PVM pVM, PVMCPU pVCpu);
76static void vmxR0FlushEPT(PVM pVM, PVMCPU pVCpu, VMX_FLUSH enmFlush, RTGCPHYS GCPhys);
77static void vmxR0FlushVPID(PVM pVM, PVMCPU pVCpu, VMX_FLUSH enmFlush, RTGCPTR GCPtr);
78static void vmxR0UpdateExceptionBitmap(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
79#ifdef VBOX_STRICT
80static bool vmxR0IsValidReadField(uint32_t idxField);
81static bool vmxR0IsValidWriteField(uint32_t idxField);
82#endif
83static void vmxR0SetMSRPermission(PVMCPU pVCpu, unsigned ulMSR, bool fRead, bool fWrite);
84
85static void VMXR0CheckError(PVM pVM, PVMCPU pVCpu, int rc)
86{
87 if (rc == VERR_VMX_GENERIC)
88 {
89 RTCCUINTREG instrError;
90
91 VMXReadVMCS(VMX_VMCS32_RO_VM_INSTR_ERROR, &instrError);
92 pVCpu->hwaccm.s.vmx.lasterror.ulInstrError = instrError;
93 }
94 pVM->hwaccm.s.lLastError = rc;
95}
96
97/**
98 * Sets up and activates VT-x on the current CPU
99 *
100 * @returns VBox status code.
101 * @param pCpu CPU info struct
102 * @param pVM The VM to operate on. (can be NULL after a resume!!)
103 * @param pvPageCpu Pointer to the global cpu page
104 * @param pPageCpuPhys Physical address of the global cpu page
105 */
106VMMR0DECL(int) VMXR0EnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
107{
108 AssertReturn(pPageCpuPhys, VERR_INVALID_PARAMETER);
109 AssertReturn(pvPageCpu, VERR_INVALID_PARAMETER);
110
111 if (pVM)
112 {
113 /* Set revision dword at the beginning of the VMXON structure. */
114 *(uint32_t *)pvPageCpu = MSR_IA32_VMX_BASIC_INFO_VMCS_ID(pVM->hwaccm.s.vmx.msr.vmx_basic_info);
115 }
116
117 /** @todo we should unmap the two pages from the virtual address space in order to prevent accidental corruption.
118 * (which can have very bad consequences!!!)
119 */
120
121 if (ASMGetCR4() & X86_CR4_VMXE)
122 return VERR_VMX_IN_VMX_ROOT_MODE;
123
124 /* Make sure the VMX instructions don't cause #UD faults. */
125 ASMSetCR4(ASMGetCR4() | X86_CR4_VMXE);
126
127 /* Enter VMX Root Mode */
128 int rc = VMXEnable(pPageCpuPhys);
129 if (RT_FAILURE(rc))
130 {
131 ASMSetCR4(ASMGetCR4() & ~X86_CR4_VMXE);
132 return VERR_VMX_VMXON_FAILED;
133 }
134 return VINF_SUCCESS;
135}
136
137/**
138 * Deactivates VT-x on the current CPU
139 *
140 * @returns VBox status code.
141 * @param pCpu CPU info struct
142 * @param pvPageCpu Pointer to the global cpu page
143 * @param pPageCpuPhys Physical address of the global cpu page
144 */
145VMMR0DECL(int) VMXR0DisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
146{
147 AssertReturn(pPageCpuPhys, VERR_INVALID_PARAMETER);
148 AssertReturn(pvPageCpu, VERR_INVALID_PARAMETER);
149
150 /* If we're somehow not in VMX root mode, then we shouldn't dare leaving it. */
151 if (!(ASMGetCR4() & X86_CR4_VMXE))
152 return VERR_VMX_NOT_IN_VMX_ROOT_MODE;
153
154 /* Leave VMX Root Mode. */
155 VMXDisable();
156
157 /* And clear the X86_CR4_VMXE bit */
158 ASMSetCR4(ASMGetCR4() & ~X86_CR4_VMXE);
159 return VINF_SUCCESS;
160}
161
162/**
163 * Does Ring-0 per VM VT-x init.
164 *
165 * @returns VBox status code.
166 * @param pVM The VM to operate on.
167 */
168VMMR0DECL(int) VMXR0InitVM(PVM pVM)
169{
170 int rc;
171
172#ifdef LOG_ENABLED
173 SUPR0Printf("VMXR0InitVM %x\n", pVM);
174#endif
175
176 pVM->hwaccm.s.vmx.pMemObjAPIC = NIL_RTR0MEMOBJ;
177
178 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
179 {
180 /* Allocate one page for the APIC physical page (serves for filtering accesses). */
181 rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.vmx.pMemObjAPIC, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
182 AssertRC(rc);
183 if (RT_FAILURE(rc))
184 return rc;
185
186 pVM->hwaccm.s.vmx.pAPIC = (uint8_t *)RTR0MemObjAddress(pVM->hwaccm.s.vmx.pMemObjAPIC);
187 pVM->hwaccm.s.vmx.pAPICPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.vmx.pMemObjAPIC, 0);
188 ASMMemZero32(pVM->hwaccm.s.vmx.pAPIC, PAGE_SIZE);
189 }
190 else
191 {
192 pVM->hwaccm.s.vmx.pMemObjAPIC = 0;
193 pVM->hwaccm.s.vmx.pAPIC = 0;
194 pVM->hwaccm.s.vmx.pAPICPhys = 0;
195 }
196
197#ifdef VBOX_WITH_CRASHDUMP_MAGIC
198 {
199 rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.vmx.pMemObjScratch, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
200 AssertRC(rc);
201 if (RT_FAILURE(rc))
202 return rc;
203
204 pVM->hwaccm.s.vmx.pScratch = (uint8_t *)RTR0MemObjAddress(pVM->hwaccm.s.vmx.pMemObjScratch);
205 pVM->hwaccm.s.vmx.pScratchPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.vmx.pMemObjScratch, 0);
206
207 ASMMemZero32(pVM->hwaccm.s.vmx.pScratch, PAGE_SIZE);
208 strcpy((char *)pVM->hwaccm.s.vmx.pScratch, "SCRATCH Magic");
209 *(uint64_t *)(pVM->hwaccm.s.vmx.pScratch + 16) = UINT64_C(0xDEADBEEFDEADBEEF);
210 }
211#endif
212
213 /* Allocate VMCBs for all guest CPUs. */
214 for (VMCPUID i = 0; i < pVM->cCpus; i++)
215 {
216 PVMCPU pVCpu = &pVM->aCpus[i];
217
218 pVCpu->hwaccm.s.vmx.pMemObjVMCS = NIL_RTR0MEMOBJ;
219
220 /* Allocate one page for the VM control structure (VMCS). */
221 rc = RTR0MemObjAllocCont(&pVCpu->hwaccm.s.vmx.pMemObjVMCS, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
222 AssertRC(rc);
223 if (RT_FAILURE(rc))
224 return rc;
225
226 pVCpu->hwaccm.s.vmx.pVMCS = RTR0MemObjAddress(pVCpu->hwaccm.s.vmx.pMemObjVMCS);
227 pVCpu->hwaccm.s.vmx.pVMCSPhys = RTR0MemObjGetPagePhysAddr(pVCpu->hwaccm.s.vmx.pMemObjVMCS, 0);
228 ASMMemZero32(pVCpu->hwaccm.s.vmx.pVMCS, PAGE_SIZE);
229
230 pVCpu->hwaccm.s.vmx.cr0_mask = 0;
231 pVCpu->hwaccm.s.vmx.cr4_mask = 0;
232
233 /* Allocate one page for the virtual APIC page for TPR caching. */
234 rc = RTR0MemObjAllocCont(&pVCpu->hwaccm.s.vmx.pMemObjVAPIC, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
235 AssertRC(rc);
236 if (RT_FAILURE(rc))
237 return rc;
238
239 pVCpu->hwaccm.s.vmx.pVAPIC = (uint8_t *)RTR0MemObjAddress(pVCpu->hwaccm.s.vmx.pMemObjVAPIC);
240 pVCpu->hwaccm.s.vmx.pVAPICPhys = RTR0MemObjGetPagePhysAddr(pVCpu->hwaccm.s.vmx.pMemObjVAPIC, 0);
241 ASMMemZero32(pVCpu->hwaccm.s.vmx.pVAPIC, PAGE_SIZE);
242
243 /* Allocate the MSR bitmap if this feature is supported. */
244 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
245 {
246 rc = RTR0MemObjAllocCont(&pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
247 AssertRC(rc);
248 if (RT_FAILURE(rc))
249 return rc;
250
251 pVCpu->hwaccm.s.vmx.pMSRBitmap = (uint8_t *)RTR0MemObjAddress(pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap);
252 pVCpu->hwaccm.s.vmx.pMSRBitmapPhys = RTR0MemObjGetPagePhysAddr(pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap, 0);
253 memset(pVCpu->hwaccm.s.vmx.pMSRBitmap, 0xff, PAGE_SIZE);
254 }
255
256#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
257 /* Allocate one page for the guest MSR load area (for preloading guest MSRs during the world switch). */
258 rc = RTR0MemObjAllocCont(&pVCpu->hwaccm.s.vmx.pMemObjGuestMSR, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
259 AssertRC(rc);
260 if (RT_FAILURE(rc))
261 return rc;
262
263 pVCpu->hwaccm.s.vmx.pGuestMSR = (uint8_t *)RTR0MemObjAddress(pVCpu->hwaccm.s.vmx.pMemObjGuestMSR);
264 pVCpu->hwaccm.s.vmx.pGuestMSRPhys = RTR0MemObjGetPagePhysAddr(pVCpu->hwaccm.s.vmx.pMemObjGuestMSR, 0);
265 memset(pVCpu->hwaccm.s.vmx.pGuestMSR, 0, PAGE_SIZE);
266
267 /* Allocate one page for the host MSR load area (for restoring host MSRs after the world switch back). */
268 rc = RTR0MemObjAllocCont(&pVCpu->hwaccm.s.vmx.pMemObjHostMSR, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
269 AssertRC(rc);
270 if (RT_FAILURE(rc))
271 return rc;
272
273 pVCpu->hwaccm.s.vmx.pHostMSR = (uint8_t *)RTR0MemObjAddress(pVCpu->hwaccm.s.vmx.pMemObjHostMSR);
274 pVCpu->hwaccm.s.vmx.pHostMSRPhys = RTR0MemObjGetPagePhysAddr(pVCpu->hwaccm.s.vmx.pMemObjHostMSR, 0);
275 memset(pVCpu->hwaccm.s.vmx.pHostMSR, 0, PAGE_SIZE);
276#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
277
278 /* Current guest paging mode. */
279 pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode = PGMMODE_REAL;
280
281#ifdef LOG_ENABLED
282 SUPR0Printf("VMXR0InitVM %x VMCS=%x (%x)\n", pVM, pVCpu->hwaccm.s.vmx.pVMCS, (uint32_t)pVCpu->hwaccm.s.vmx.pVMCSPhys);
283#endif
284 }
285
286 return VINF_SUCCESS;
287}
288
289/**
290 * Does Ring-0 per VM VT-x termination.
291 *
292 * @returns VBox status code.
293 * @param pVM The VM to operate on.
294 */
295VMMR0DECL(int) VMXR0TermVM(PVM pVM)
296{
297 for (VMCPUID i = 0; i < pVM->cCpus; i++)
298 {
299 PVMCPU pVCpu = &pVM->aCpus[i];
300
301 if (pVCpu->hwaccm.s.vmx.pMemObjVMCS != NIL_RTR0MEMOBJ)
302 {
303 RTR0MemObjFree(pVCpu->hwaccm.s.vmx.pMemObjVMCS, false);
304 pVCpu->hwaccm.s.vmx.pMemObjVMCS = NIL_RTR0MEMOBJ;
305 pVCpu->hwaccm.s.vmx.pVMCS = 0;
306 pVCpu->hwaccm.s.vmx.pVMCSPhys = 0;
307 }
308 if (pVCpu->hwaccm.s.vmx.pMemObjVAPIC != NIL_RTR0MEMOBJ)
309 {
310 RTR0MemObjFree(pVCpu->hwaccm.s.vmx.pMemObjVAPIC, false);
311 pVCpu->hwaccm.s.vmx.pMemObjVAPIC = NIL_RTR0MEMOBJ;
312 pVCpu->hwaccm.s.vmx.pVAPIC = 0;
313 pVCpu->hwaccm.s.vmx.pVAPICPhys = 0;
314 }
315 if (pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap != NIL_RTR0MEMOBJ)
316 {
317 RTR0MemObjFree(pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap, false);
318 pVCpu->hwaccm.s.vmx.pMemObjMSRBitmap = NIL_RTR0MEMOBJ;
319 pVCpu->hwaccm.s.vmx.pMSRBitmap = 0;
320 pVCpu->hwaccm.s.vmx.pMSRBitmapPhys = 0;
321 }
322#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
323 if (pVCpu->hwaccm.s.vmx.pMemObjHostMSR != NIL_RTR0MEMOBJ)
324 {
325 RTR0MemObjFree(pVCpu->hwaccm.s.vmx.pMemObjHostMSR, false);
326 pVCpu->hwaccm.s.vmx.pMemObjHostMSR = NIL_RTR0MEMOBJ;
327 pVCpu->hwaccm.s.vmx.pHostMSR = 0;
328 pVCpu->hwaccm.s.vmx.pHostMSRPhys = 0;
329 }
330 if (pVCpu->hwaccm.s.vmx.pMemObjGuestMSR != NIL_RTR0MEMOBJ)
331 {
332 RTR0MemObjFree(pVCpu->hwaccm.s.vmx.pMemObjGuestMSR, false);
333 pVCpu->hwaccm.s.vmx.pMemObjGuestMSR = NIL_RTR0MEMOBJ;
334 pVCpu->hwaccm.s.vmx.pGuestMSR = 0;
335 pVCpu->hwaccm.s.vmx.pGuestMSRPhys = 0;
336 }
337#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
338 }
339 if (pVM->hwaccm.s.vmx.pMemObjAPIC != NIL_RTR0MEMOBJ)
340 {
341 RTR0MemObjFree(pVM->hwaccm.s.vmx.pMemObjAPIC, false);
342 pVM->hwaccm.s.vmx.pMemObjAPIC = NIL_RTR0MEMOBJ;
343 pVM->hwaccm.s.vmx.pAPIC = 0;
344 pVM->hwaccm.s.vmx.pAPICPhys = 0;
345 }
346#ifdef VBOX_WITH_CRASHDUMP_MAGIC
347 if (pVM->hwaccm.s.vmx.pMemObjScratch != NIL_RTR0MEMOBJ)
348 {
349 ASMMemZero32(pVM->hwaccm.s.vmx.pScratch, PAGE_SIZE);
350 RTR0MemObjFree(pVM->hwaccm.s.vmx.pMemObjScratch, false);
351 pVM->hwaccm.s.vmx.pMemObjScratch = NIL_RTR0MEMOBJ;
352 pVM->hwaccm.s.vmx.pScratch = 0;
353 pVM->hwaccm.s.vmx.pScratchPhys = 0;
354 }
355#endif
356 return VINF_SUCCESS;
357}
358
359/**
360 * Sets up VT-x for the specified VM
361 *
362 * @returns VBox status code.
363 * @param pVM The VM to operate on.
364 */
365VMMR0DECL(int) VMXR0SetupVM(PVM pVM)
366{
367 int rc = VINF_SUCCESS;
368 uint32_t val;
369
370 AssertReturn(pVM, VERR_INVALID_PARAMETER);
371
372 for (VMCPUID i = 0; i < pVM->cCpus; i++)
373 {
374 PVMCPU pVCpu = &pVM->aCpus[i];
375
376 Assert(pVCpu->hwaccm.s.vmx.pVMCS);
377
378 /* Set revision dword at the beginning of the VMCS structure. */
379 *(uint32_t *)pVCpu->hwaccm.s.vmx.pVMCS = MSR_IA32_VMX_BASIC_INFO_VMCS_ID(pVM->hwaccm.s.vmx.msr.vmx_basic_info);
380
381 /* Clear VM Control Structure. */
382 Log(("pVMCSPhys = %RHp\n", pVCpu->hwaccm.s.vmx.pVMCSPhys));
383 rc = VMXClearVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
384 if (RT_FAILURE(rc))
385 goto vmx_end;
386
387 /* Activate the VM Control Structure. */
388 rc = VMXActivateVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
389 if (RT_FAILURE(rc))
390 goto vmx_end;
391
392 /* VMX_VMCS_CTRL_PIN_EXEC_CONTROLS
393 * Set required bits to one and zero according to the MSR capabilities.
394 */
395 val = pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.disallowed0;
396 /* External and non-maskable interrupts cause VM-exits. */
397 val |= VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT | VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT;
398 /* enable the preemption timer. */
399 if (pVM->hwaccm.s.vmx.fUsePreemptTimer)
400 val |= VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_PREEMPT_TIMER;
401 val &= pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.allowed1;
402
403 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PIN_EXEC_CONTROLS, val);
404 AssertRC(rc);
405
406 /* VMX_VMCS_CTRL_PROC_EXEC_CONTROLS
407 * Set required bits to one and zero according to the MSR capabilities.
408 */
409 val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.disallowed0;
410 /* Program which event cause VM-exits and which features we want to use. */
411 val = val | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT
412 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET
413 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT
414 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT
415 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT
416 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT
417 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT; /* don't execute mwait or else we'll idle inside the guest (host thinks the cpu load is high) */
418
419 /* Without nested paging we should intercept invlpg and cr3 mov instructions. */
420 if (!pVM->hwaccm.s.fNestedPaging)
421 val |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT
422 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT
423 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT;
424
425 /* Note: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT might cause a vmlaunch failure with an invalid control fields error. (combined with some other exit reasons) */
426 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
427 {
428 /* CR8 reads from the APIC shadow page; writes cause an exit is they lower the TPR below the threshold */
429 val |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW;
430 Assert(pVM->hwaccm.s.vmx.pAPIC);
431 }
432 else
433 /* Exit on CR8 reads & writes in case the TPR shadow feature isn't present. */
434 val |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT;
435
436 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
437 {
438 Assert(pVCpu->hwaccm.s.vmx.pMSRBitmapPhys);
439 val |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS;
440 }
441
442 /* We will use the secondary control if it's present. */
443 val |= VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL;
444
445 /* Mask away the bits that the CPU doesn't support */
446 /** @todo make sure they don't conflict with the above requirements. */
447 val &= pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1;
448 pVCpu->hwaccm.s.vmx.proc_ctls = val;
449
450 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, val);
451 AssertRC(rc);
452
453 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
454 {
455 /* VMX_VMCS_CTRL_PROC_EXEC_CONTROLS2
456 * Set required bits to one and zero according to the MSR capabilities.
457 */
458 val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.disallowed0;
459 val |= VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT;
460
461#ifdef HWACCM_VTX_WITH_EPT
462 if (pVM->hwaccm.s.fNestedPaging)
463 val |= VMX_VMCS_CTRL_PROC_EXEC2_EPT;
464#endif /* HWACCM_VTX_WITH_EPT */
465#ifdef HWACCM_VTX_WITH_VPID
466 else
467 if (pVM->hwaccm.s.vmx.fVPID)
468 val |= VMX_VMCS_CTRL_PROC_EXEC2_VPID;
469#endif /* HWACCM_VTX_WITH_VPID */
470
471 if (pVM->hwaccm.s.fHasIoApic)
472 val |= VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC;
473
474 if (pVM->hwaccm.s.vmx.fUnrestrictedGuest)
475 val |= VMX_VMCS_CTRL_PROC_EXEC2_REAL_MODE;
476
477 /* Mask away the bits that the CPU doesn't support */
478 /** @todo make sure they don't conflict with the above requirements. */
479 val &= pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1;
480 pVCpu->hwaccm.s.vmx.proc_ctls2 = val;
481 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS2, val);
482 AssertRC(rc);
483 }
484
485 /* VMX_VMCS_CTRL_CR3_TARGET_COUNT
486 * Set required bits to one and zero according to the MSR capabilities.
487 */
488 rc = VMXWriteVMCS(VMX_VMCS_CTRL_CR3_TARGET_COUNT, 0);
489 AssertRC(rc);
490
491 /* Forward all exception except #NM & #PF to the guest.
492 * We always need to check pagefaults since our shadow page table can be out of sync.
493 * And we always lazily sync the FPU & XMM state.
494 */
495
496 /** @todo Possible optimization:
497 * Keep the FPU and XMM state current in the EM thread. That way there's no need to
498 * lazily sync anything, but the downside is that we can't use the FPU stack or XMM
499 * registers ourselves of course.
500 *
501 * Note: only possible if the current state is actually ours (X86_CR0_TS flag)
502 */
503
504 /* Don't filter page faults; all of them should cause a switch. */
505 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PAGEFAULT_ERROR_MASK, 0);
506 rc |= VMXWriteVMCS(VMX_VMCS_CTRL_PAGEFAULT_ERROR_MATCH, 0);
507 AssertRC(rc);
508
509 /* Init TSC offset to zero. */
510 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_TSC_OFFSET_FULL, 0);
511 AssertRC(rc);
512
513 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_IO_BITMAP_A_FULL, 0);
514 AssertRC(rc);
515
516 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_IO_BITMAP_B_FULL, 0);
517 AssertRC(rc);
518
519 /* Set the MSR bitmap address. */
520 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
521 {
522 Assert(pVCpu->hwaccm.s.vmx.pMSRBitmapPhys);
523
524 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_MSR_BITMAP_FULL, pVCpu->hwaccm.s.vmx.pMSRBitmapPhys);
525 AssertRC(rc);
526
527 /* Allow the guest to directly modify these MSRs; they are restored and saved automatically. */
528 vmxR0SetMSRPermission(pVCpu, MSR_IA32_SYSENTER_CS, true, true);
529 vmxR0SetMSRPermission(pVCpu, MSR_IA32_SYSENTER_ESP, true, true);
530 vmxR0SetMSRPermission(pVCpu, MSR_IA32_SYSENTER_EIP, true, true);
531 vmxR0SetMSRPermission(pVCpu, MSR_K8_LSTAR, true, true);
532 vmxR0SetMSRPermission(pVCpu, MSR_K6_STAR, true, true);
533 vmxR0SetMSRPermission(pVCpu, MSR_K8_SF_MASK, true, true);
534 vmxR0SetMSRPermission(pVCpu, MSR_K8_KERNEL_GS_BASE, true, true);
535 vmxR0SetMSRPermission(pVCpu, MSR_K8_GS_BASE, true, true);
536 vmxR0SetMSRPermission(pVCpu, MSR_K8_FS_BASE, true, true);
537 }
538
539#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
540 /* Set the guest & host MSR load/store physical addresses. */
541 Assert(pVCpu->hwaccm.s.vmx.pGuestMSRPhys);
542 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_VMENTRY_MSR_LOAD_FULL, pVCpu->hwaccm.s.vmx.pGuestMSRPhys);
543 AssertRC(rc);
544 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_VMEXIT_MSR_STORE_FULL, pVCpu->hwaccm.s.vmx.pGuestMSRPhys);
545 AssertRC(rc);
546
547 Assert(pVCpu->hwaccm.s.vmx.pHostMSRPhys);
548 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_VMEXIT_MSR_LOAD_FULL, pVCpu->hwaccm.s.vmx.pHostMSRPhys);
549 AssertRC(rc);
550#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
551
552 rc = VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_MSR_LOAD_COUNT, 0);
553 AssertRC(rc);
554
555 rc = VMXWriteVMCS(VMX_VMCS_CTRL_EXIT_MSR_STORE_COUNT, 0);
556 AssertRC(rc);
557
558 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
559 {
560 Assert(pVM->hwaccm.s.vmx.pMemObjAPIC);
561 /* Optional */
562 rc = VMXWriteVMCS(VMX_VMCS_CTRL_TPR_THRESHOLD, 0);
563 rc |= VMXWriteVMCS64(VMX_VMCS_CTRL_VAPIC_PAGEADDR_FULL, pVCpu->hwaccm.s.vmx.pVAPICPhys);
564
565 if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC)
566 rc |= VMXWriteVMCS64(VMX_VMCS_CTRL_APIC_ACCESSADDR_FULL, pVM->hwaccm.s.vmx.pAPICPhys);
567
568 AssertRC(rc);
569 }
570
571 /* Set link pointer to -1. Not currently used. */
572 rc = VMXWriteVMCS64(VMX_VMCS_GUEST_LINK_PTR_FULL, 0xFFFFFFFFFFFFFFFFULL);
573 AssertRC(rc);
574
575 /* Clear VM Control Structure. Marking it inactive, clearing implementation specific data and writing back VMCS data to memory. */
576 rc = VMXClearVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
577 AssertRC(rc);
578
579 /* Configure the VMCS read cache. */
580 PVMCSCACHE pCache = &pVCpu->hwaccm.s.vmx.VMCSCache;
581
582 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_RIP);
583 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_RSP);
584 VMXSetupCachedReadVMCS(pCache, VMX_VMCS_GUEST_RFLAGS);
585 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE);
586 VMXSetupCachedReadVMCS(pCache, VMX_VMCS_CTRL_CR0_READ_SHADOW);
587 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_CR0);
588 VMXSetupCachedReadVMCS(pCache, VMX_VMCS_CTRL_CR4_READ_SHADOW);
589 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_CR4);
590 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_DR7);
591 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_GUEST_SYSENTER_CS);
592 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_SYSENTER_EIP);
593 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_SYSENTER_ESP);
594 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_GUEST_GDTR_LIMIT);
595 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_GDTR_BASE);
596 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_GUEST_IDTR_LIMIT);
597 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_IDTR_BASE);
598
599 VMX_SETUP_SELREG(ES, pCache);
600 VMX_SETUP_SELREG(SS, pCache);
601 VMX_SETUP_SELREG(CS, pCache);
602 VMX_SETUP_SELREG(DS, pCache);
603 VMX_SETUP_SELREG(FS, pCache);
604 VMX_SETUP_SELREG(GS, pCache);
605 VMX_SETUP_SELREG(LDTR, pCache);
606 VMX_SETUP_SELREG(TR, pCache);
607
608 /* Status code VMCS reads. */
609 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_EXIT_REASON);
610 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_VM_INSTR_ERROR);
611 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_EXIT_INSTR_LENGTH);
612 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_EXIT_INTERRUPTION_ERRCODE);
613 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_EXIT_INTERRUPTION_INFO);
614 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_EXIT_INSTR_INFO);
615 VMXSetupCachedReadVMCS(pCache, VMX_VMCS_RO_EXIT_QUALIFICATION);
616 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_IDT_INFO);
617 VMXSetupCachedReadVMCS(pCache, VMX_VMCS32_RO_IDT_ERRCODE);
618
619 if (pVM->hwaccm.s.fNestedPaging)
620 {
621 VMXSetupCachedReadVMCS(pCache, VMX_VMCS64_GUEST_CR3);
622 VMXSetupCachedReadVMCS(pCache, VMX_VMCS_EXIT_PHYS_ADDR_FULL);
623 pCache->Read.cValidEntries = VMX_VMCS_MAX_NESTED_PAGING_CACHE_IDX;
624 }
625 else
626 pCache->Read.cValidEntries = VMX_VMCS_MAX_CACHE_IDX;
627 } /* for each VMCPU */
628
629 /* Choose the right TLB setup function. */
630 if (pVM->hwaccm.s.fNestedPaging)
631 {
632 pVM->hwaccm.s.vmx.pfnSetupTaggedTLB = vmxR0SetupTLBEPT;
633
634 /* Default values for flushing. */
635 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_ALL_CONTEXTS;
636 pVM->hwaccm.s.vmx.enmFlushContext = VMX_FLUSH_ALL_CONTEXTS;
637
638 /* If the capabilities specify we can do more, then make use of it. */
639 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_INDIV)
640 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_PAGE;
641 else
642 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_CONTEXT)
643 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_SINGLE_CONTEXT;
644
645 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_CONTEXT)
646 pVM->hwaccm.s.vmx.enmFlushContext = VMX_FLUSH_SINGLE_CONTEXT;
647 }
648#ifdef HWACCM_VTX_WITH_VPID
649 else
650 if (pVM->hwaccm.s.vmx.fVPID)
651 {
652 pVM->hwaccm.s.vmx.pfnSetupTaggedTLB = vmxR0SetupTLBVPID;
653
654 /* Default values for flushing. */
655 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_ALL_CONTEXTS;
656 pVM->hwaccm.s.vmx.enmFlushContext = VMX_FLUSH_ALL_CONTEXTS;
657
658 /* If the capabilities specify we can do more, then make use of it. */
659 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_INDIV)
660 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_PAGE;
661 else
662 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT)
663 pVM->hwaccm.s.vmx.enmFlushPage = VMX_FLUSH_SINGLE_CONTEXT;
664
665 if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT)
666 pVM->hwaccm.s.vmx.enmFlushContext = VMX_FLUSH_SINGLE_CONTEXT;
667 }
668#endif /* HWACCM_VTX_WITH_VPID */
669 else
670 pVM->hwaccm.s.vmx.pfnSetupTaggedTLB = vmxR0SetupTLBDummy;
671
672vmx_end:
673 VMXR0CheckError(pVM, &pVM->aCpus[0], rc);
674 return rc;
675}
676
677/**
678 * Sets the permission bits for the specified MSR
679 *
680 * @param pVCpu The VMCPU to operate on.
681 * @param ulMSR MSR value
682 * @param fRead Reading allowed/disallowed
683 * @param fWrite Writing allowed/disallowed
684 */
685static void vmxR0SetMSRPermission(PVMCPU pVCpu, unsigned ulMSR, bool fRead, bool fWrite)
686{
687 unsigned ulBit;
688 uint8_t *pMSRBitmap = (uint8_t *)pVCpu->hwaccm.s.vmx.pMSRBitmap;
689
690 /* Layout:
691 * 0x000 - 0x3ff - Low MSR read bits
692 * 0x400 - 0x7ff - High MSR read bits
693 * 0x800 - 0xbff - Low MSR write bits
694 * 0xc00 - 0xfff - High MSR write bits
695 */
696 if (ulMSR <= 0x00001FFF)
697 {
698 /* Pentium-compatible MSRs */
699 ulBit = ulMSR;
700 }
701 else
702 if ( ulMSR >= 0xC0000000
703 && ulMSR <= 0xC0001FFF)
704 {
705 /* AMD Sixth Generation x86 Processor MSRs */
706 ulBit = (ulMSR - 0xC0000000);
707 pMSRBitmap += 0x400;
708 }
709 else
710 {
711 AssertFailed();
712 return;
713 }
714
715 Assert(ulBit <= 0x1fff);
716 if (fRead)
717 ASMBitClear(pMSRBitmap, ulBit);
718 else
719 ASMBitSet(pMSRBitmap, ulBit);
720
721 if (fWrite)
722 ASMBitClear(pMSRBitmap + 0x800, ulBit);
723 else
724 ASMBitSet(pMSRBitmap + 0x800, ulBit);
725}
726
727
728/**
729 * Injects an event (trap or external interrupt)
730 *
731 * @returns VBox status code. Note that it may return VINF_EM_RESET to
732 * indicate a triple fault when injecting X86_XCPT_DF.
733 *
734 * @param pVM The VM to operate on.
735 * @param pVCpu The VMCPU to operate on.
736 * @param pCtx CPU Context
737 * @param intInfo VMX interrupt info
738 * @param cbInstr Opcode length of faulting instruction
739 * @param errCode Error code (optional)
740 */
741static int VMXR0InjectEvent(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, uint32_t intInfo, uint32_t cbInstr, uint32_t errCode)
742{
743 int rc;
744 uint32_t iGate = VMX_EXIT_INTERRUPTION_INFO_VECTOR(intInfo);
745
746#ifdef VBOX_WITH_STATISTICS
747 STAM_COUNTER_INC(&pVCpu->hwaccm.s.paStatInjectedIrqsR0[iGate & MASK_INJECT_IRQ_STAT]);
748#endif
749
750#ifdef VBOX_STRICT
751 if (iGate == 0xE)
752 LogFlow(("VMXR0InjectEvent: Injecting interrupt %d at %RGv error code=%08x CR2=%RGv intInfo=%08x\n", iGate, (RTGCPTR)pCtx->rip, errCode, pCtx->cr2, intInfo));
753 else
754 if (iGate < 0x20)
755 LogFlow(("VMXR0InjectEvent: Injecting interrupt %d at %RGv error code=%08x\n", iGate, (RTGCPTR)pCtx->rip, errCode));
756 else
757 {
758 LogFlow(("INJ-EI: %x at %RGv\n", iGate, (RTGCPTR)pCtx->rip));
759 Assert(VMX_EXIT_INTERRUPTION_INFO_TYPE(intInfo) == VMX_EXIT_INTERRUPTION_INFO_TYPE_SW || !VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS));
760 Assert(VMX_EXIT_INTERRUPTION_INFO_TYPE(intInfo) == VMX_EXIT_INTERRUPTION_INFO_TYPE_SW || pCtx->eflags.u32 & X86_EFL_IF);
761 }
762#endif
763
764 if ( CPUMIsGuestInRealModeEx(pCtx)
765 && pVM->hwaccm.s.vmx.pRealModeTSS)
766 {
767 RTGCPHYS GCPhysHandler;
768 uint16_t offset, ip;
769 RTSEL sel;
770
771 /* Injecting events doesn't work right with real mode emulation.
772 * (#GP if we try to inject external hardware interrupts)
773 * Inject the interrupt or trap directly instead.
774 *
775 * ASSUMES no access handlers for the bits we read or write below (should be safe).
776 */
777 Log(("Manual interrupt/trap '%x' inject (real mode)\n", iGate));
778
779 /* Check if the interrupt handler is present. */
780 if (iGate * 4 + 3 > pCtx->idtr.cbIdt)
781 {
782 Log(("IDT cbIdt violation\n"));
783 if (iGate != X86_XCPT_DF)
784 {
785 uint32_t intInfo2;
786
787 intInfo2 = (iGate == X86_XCPT_GP) ? (uint32_t)X86_XCPT_DF : iGate;
788 intInfo2 |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
789 intInfo2 |= VMX_EXIT_INTERRUPTION_INFO_ERROR_CODE_VALID;
790 intInfo2 |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_HWEXCPT << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
791
792 return VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo2, 0, 0 /* no error code according to the Intel docs */);
793 }
794 Log(("Triple fault -> reset the VM!\n"));
795 return VINF_EM_RESET;
796 }
797 if ( VMX_EXIT_INTERRUPTION_INFO_TYPE(intInfo) == VMX_EXIT_INTERRUPTION_INFO_TYPE_SW
798 || iGate == 3 /* Both #BP and #OF point to the instruction after. */
799 || iGate == 4)
800 {
801 ip = pCtx->ip + cbInstr;
802 }
803 else
804 ip = pCtx->ip;
805
806 /* Read the selector:offset pair of the interrupt handler. */
807 GCPhysHandler = (RTGCPHYS)pCtx->idtr.pIdt + iGate * 4;
808 rc = PGMPhysSimpleReadGCPhys(pVM, &offset, GCPhysHandler, sizeof(offset)); AssertRC(rc);
809 rc = PGMPhysSimpleReadGCPhys(pVM, &sel, GCPhysHandler + 2, sizeof(sel)); AssertRC(rc);
810
811 LogFlow(("IDT handler %04X:%04X\n", sel, offset));
812
813 /* Construct the stack frame. */
814 /** @todo should check stack limit. */
815 pCtx->sp -= 2;
816 LogFlow(("ss:sp %04X:%04X eflags=%x\n", pCtx->ss, pCtx->sp, pCtx->eflags.u));
817 rc = PGMPhysSimpleWriteGCPhys(pVM, pCtx->ssHid.u64Base + pCtx->sp, &pCtx->eflags, sizeof(uint16_t)); AssertRC(rc);
818 pCtx->sp -= 2;
819 LogFlow(("ss:sp %04X:%04X cs=%x\n", pCtx->ss, pCtx->sp, pCtx->cs));
820 rc = PGMPhysSimpleWriteGCPhys(pVM, pCtx->ssHid.u64Base + pCtx->sp, &pCtx->cs, sizeof(uint16_t)); AssertRC(rc);
821 pCtx->sp -= 2;
822 LogFlow(("ss:sp %04X:%04X ip=%x\n", pCtx->ss, pCtx->sp, ip));
823 rc = PGMPhysSimpleWriteGCPhys(pVM, pCtx->ssHid.u64Base + pCtx->sp, &ip, sizeof(ip)); AssertRC(rc);
824
825 /* Update the CPU state for executing the handler. */
826 pCtx->rip = offset;
827 pCtx->cs = sel;
828 pCtx->csHid.u64Base = sel << 4;
829 pCtx->eflags.u &= ~(X86_EFL_IF|X86_EFL_TF|X86_EFL_RF|X86_EFL_AC);
830
831 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_SEGMENT_REGS;
832 return VINF_SUCCESS;
833 }
834
835 /* Set event injection state. */
836 rc = VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_IRQ_INFO, intInfo | (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT));
837
838 rc |= VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_INSTR_LENGTH, cbInstr);
839 rc |= VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_EXCEPTION_ERRCODE, errCode);
840
841 AssertRC(rc);
842 return rc;
843}
844
845
846/**
847 * Checks for pending guest interrupts and injects them
848 *
849 * @returns VBox status code.
850 * @param pVM The VM to operate on.
851 * @param pVCpu The VMCPU to operate on.
852 * @param pCtx CPU Context
853 */
854static int VMXR0CheckPendingInterrupt(PVM pVM, PVMCPU pVCpu, CPUMCTX *pCtx)
855{
856 int rc;
857
858 /* Dispatch any pending interrupts. (injected before, but a VM exit occurred prematurely) */
859 if (pVCpu->hwaccm.s.Event.fPending)
860 {
861 Log(("CPU%d: Reinjecting event %RX64 %08x at %RGv cr2=%RX64\n", pVCpu->idCpu, pVCpu->hwaccm.s.Event.intInfo, pVCpu->hwaccm.s.Event.errCode, (RTGCPTR)pCtx->rip, pCtx->cr2));
862 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatIntReinject);
863 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, pVCpu->hwaccm.s.Event.intInfo, 0, pVCpu->hwaccm.s.Event.errCode);
864 AssertRC(rc);
865
866 pVCpu->hwaccm.s.Event.fPending = false;
867 return VINF_SUCCESS;
868 }
869
870 /* If an active trap is already pending, then we must forward it first! */
871 if (!TRPMHasTrap(pVCpu))
872 {
873 if (VMCPU_FF_TESTANDCLEAR(pVCpu, VMCPU_FF_INTERRUPT_NMI))
874 {
875 RTGCUINTPTR intInfo;
876
877 Log(("CPU%d: injecting #NMI\n", pVCpu->idCpu));
878
879 intInfo = X86_XCPT_NMI;
880 intInfo |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
881 intInfo |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_NMI << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
882
883 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo, 0, 0);
884 AssertRC(rc);
885
886 return VINF_SUCCESS;
887 }
888
889 /* @todo SMI interrupts. */
890
891 /* When external interrupts are pending, we should exit the VM when IF is set. */
892 if (VMCPU_FF_ISPENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC|VMCPU_FF_INTERRUPT_PIC)))
893 {
894 if (!(pCtx->eflags.u32 & X86_EFL_IF))
895 {
896 if (!(pVCpu->hwaccm.s.vmx.proc_ctls & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT))
897 {
898 LogFlow(("Enable irq window exit!\n"));
899 pVCpu->hwaccm.s.vmx.proc_ctls |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT;
900 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
901 AssertRC(rc);
902 }
903 /* else nothing to do but wait */
904 }
905 else
906 if (!VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS))
907 {
908 uint8_t u8Interrupt;
909
910 rc = PDMGetInterrupt(pVCpu, &u8Interrupt);
911 Log(("CPU%d: Dispatch interrupt: u8Interrupt=%x (%d) rc=%Rrc cs:rip=%04X:%RGv\n", pVCpu->idCpu, u8Interrupt, u8Interrupt, rc, pCtx->cs, (RTGCPTR)pCtx->rip));
912 if (RT_SUCCESS(rc))
913 {
914 rc = TRPMAssertTrap(pVCpu, u8Interrupt, TRPM_HARDWARE_INT);
915 AssertRC(rc);
916 }
917 else
918 {
919 /* Can only happen in rare cases where a pending interrupt is cleared behind our back */
920 Assert(!VMCPU_FF_ISPENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC|VMCPU_FF_INTERRUPT_PIC)));
921 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatSwitchGuestIrq);
922 /* Just continue */
923 }
924 }
925 else
926 Log(("Pending interrupt blocked at %RGv by VM_FF_INHIBIT_INTERRUPTS!!\n", (RTGCPTR)pCtx->rip));
927 }
928 }
929
930#ifdef VBOX_STRICT
931 if (TRPMHasTrap(pVCpu))
932 {
933 uint8_t u8Vector;
934 rc = TRPMQueryTrapAll(pVCpu, &u8Vector, 0, 0, 0);
935 AssertRC(rc);
936 }
937#endif
938
939 if ( (pCtx->eflags.u32 & X86_EFL_IF)
940 && (!VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS))
941 && TRPMHasTrap(pVCpu)
942 )
943 {
944 uint8_t u8Vector;
945 TRPMEVENT enmType;
946 RTGCUINTPTR intInfo;
947 RTGCUINT errCode;
948
949 /* If a new event is pending, then dispatch it now. */
950 rc = TRPMQueryTrapAll(pVCpu, &u8Vector, &enmType, &errCode, 0);
951 AssertRC(rc);
952 Assert(pCtx->eflags.Bits.u1IF == 1 || enmType == TRPM_TRAP);
953 Assert(enmType != TRPM_SOFTWARE_INT);
954
955 /* Clear the pending trap. */
956 rc = TRPMResetTrap(pVCpu);
957 AssertRC(rc);
958
959 intInfo = u8Vector;
960 intInfo |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
961
962 if (enmType == TRPM_TRAP)
963 {
964 switch (u8Vector) {
965 case 8:
966 case 10:
967 case 11:
968 case 12:
969 case 13:
970 case 14:
971 case 17:
972 /* Valid error codes. */
973 intInfo |= VMX_EXIT_INTERRUPTION_INFO_ERROR_CODE_VALID;
974 break;
975 default:
976 break;
977 }
978 if (u8Vector == X86_XCPT_BP || u8Vector == X86_XCPT_OF)
979 intInfo |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_SWEXCPT << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
980 else
981 intInfo |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_HWEXCPT << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
982 }
983 else
984 intInfo |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_EXT << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
985
986 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatIntInject);
987 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo, 0, errCode);
988 AssertRC(rc);
989 } /* if (interrupts can be dispatched) */
990
991 return VINF_SUCCESS;
992}
993
994/**
995 * Save the host state
996 *
997 * @returns VBox status code.
998 * @param pVM The VM to operate on.
999 * @param pVCpu The VMCPU to operate on.
1000 */
1001VMMR0DECL(int) VMXR0SaveHostState(PVM pVM, PVMCPU pVCpu)
1002{
1003 int rc = VINF_SUCCESS;
1004
1005 /*
1006 * Host CPU Context
1007 */
1008 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_HOST_CONTEXT)
1009 {
1010 RTIDTR idtr;
1011 RTGDTR gdtr;
1012 RTSEL SelTR;
1013 PCX86DESCHC pDesc;
1014 uintptr_t trBase;
1015 RTSEL cs;
1016 RTSEL ss;
1017 uint64_t cr3;
1018
1019 /* Control registers */
1020 rc = VMXWriteVMCS(VMX_VMCS_HOST_CR0, ASMGetCR0());
1021#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1022 if (VMX_IS_64BIT_HOST_MODE())
1023 {
1024 cr3 = hwaccmR0Get64bitCR3();
1025 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_CR3, cr3);
1026 }
1027 else
1028#endif
1029 {
1030 cr3 = ASMGetCR3();
1031 rc |= VMXWriteVMCS(VMX_VMCS_HOST_CR3, cr3);
1032 }
1033 rc |= VMXWriteVMCS(VMX_VMCS_HOST_CR4, ASMGetCR4());
1034 AssertRC(rc);
1035 Log2(("VMX_VMCS_HOST_CR0 %08x\n", ASMGetCR0()));
1036 Log2(("VMX_VMCS_HOST_CR3 %08RX64\n", cr3));
1037 Log2(("VMX_VMCS_HOST_CR4 %08x\n", ASMGetCR4()));
1038
1039 /* Selector registers. */
1040#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1041 if (VMX_IS_64BIT_HOST_MODE())
1042 {
1043 cs = (RTSEL)(uintptr_t)&SUPR0Abs64bitKernelCS;
1044 ss = (RTSEL)(uintptr_t)&SUPR0Abs64bitKernelSS;
1045 }
1046 else
1047 {
1048 /* sysenter loads LDT cs & ss, VMX doesn't like this. Load the GDT ones (safe). */
1049 cs = (RTSEL)(uintptr_t)&SUPR0AbsKernelCS;
1050 ss = (RTSEL)(uintptr_t)&SUPR0AbsKernelSS;
1051 }
1052#else
1053 cs = ASMGetCS();
1054 ss = ASMGetSS();
1055#endif
1056 Assert(!(cs & X86_SEL_LDT)); Assert((cs & X86_SEL_RPL) == 0);
1057 Assert(!(ss & X86_SEL_LDT)); Assert((ss & X86_SEL_RPL) == 0);
1058 rc = VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_CS, cs);
1059 /* Note: VMX is (again) very picky about the RPL of the selectors here; we'll restore them manually. */
1060 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_DS, 0);
1061 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_ES, 0);
1062#if HC_ARCH_BITS == 32
1063 if (!VMX_IS_64BIT_HOST_MODE())
1064 {
1065 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_FS, 0);
1066 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_GS, 0);
1067 }
1068#endif
1069 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_SS, ss);
1070 SelTR = ASMGetTR();
1071 rc |= VMXWriteVMCS(VMX_VMCS16_HOST_FIELD_TR, SelTR);
1072 AssertRC(rc);
1073 Log2(("VMX_VMCS_HOST_FIELD_CS %08x (%08x)\n", cs, ASMGetSS()));
1074 Log2(("VMX_VMCS_HOST_FIELD_DS 00000000 (%08x)\n", ASMGetDS()));
1075 Log2(("VMX_VMCS_HOST_FIELD_ES 00000000 (%08x)\n", ASMGetES()));
1076 Log2(("VMX_VMCS_HOST_FIELD_FS 00000000 (%08x)\n", ASMGetFS()));
1077 Log2(("VMX_VMCS_HOST_FIELD_GS 00000000 (%08x)\n", ASMGetGS()));
1078 Log2(("VMX_VMCS_HOST_FIELD_SS %08x (%08x)\n", ss, ASMGetSS()));
1079 Log2(("VMX_VMCS_HOST_FIELD_TR %08x\n", ASMGetTR()));
1080
1081 /* GDTR & IDTR */
1082#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1083 if (VMX_IS_64BIT_HOST_MODE())
1084 {
1085 X86XDTR64 gdtr64, idtr64;
1086 hwaccmR0Get64bitGDTRandIDTR(&gdtr64, &idtr64);
1087 rc = VMXWriteVMCS64(VMX_VMCS_HOST_GDTR_BASE, gdtr64.uAddr);
1088 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_IDTR_BASE, gdtr64.uAddr);
1089 AssertRC(rc);
1090 Log2(("VMX_VMCS_HOST_GDTR_BASE %RX64\n", gdtr64.uAddr));
1091 Log2(("VMX_VMCS_HOST_IDTR_BASE %RX64\n", idtr64.uAddr));
1092 gdtr.cbGdt = gdtr64.cb;
1093 gdtr.pGdt = (uintptr_t)gdtr64.uAddr;
1094 }
1095 else
1096#endif
1097 {
1098 ASMGetGDTR(&gdtr);
1099 rc = VMXWriteVMCS(VMX_VMCS_HOST_GDTR_BASE, gdtr.pGdt);
1100 ASMGetIDTR(&idtr);
1101 rc |= VMXWriteVMCS(VMX_VMCS_HOST_IDTR_BASE, idtr.pIdt);
1102 AssertRC(rc);
1103 Log2(("VMX_VMCS_HOST_GDTR_BASE %RHv\n", gdtr.pGdt));
1104 Log2(("VMX_VMCS_HOST_IDTR_BASE %RHv\n", idtr.pIdt));
1105 }
1106
1107 /* Save the base address of the TR selector. */
1108 if (SelTR > gdtr.cbGdt)
1109 {
1110 AssertMsgFailed(("Invalid TR selector %x. GDTR.cbGdt=%x\n", SelTR, gdtr.cbGdt));
1111 return VERR_VMX_INVALID_HOST_STATE;
1112 }
1113
1114 pDesc = (PCX86DESCHC)(gdtr.pGdt + (SelTR & X86_SEL_MASK));
1115#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1116 if (VMX_IS_64BIT_HOST_MODE())
1117 {
1118 uint64_t trBase64 = X86DESC64_BASE(*(PX86DESC64)pDesc);
1119 rc = VMXWriteVMCS64(VMX_VMCS_HOST_TR_BASE, trBase64);
1120 Log2(("VMX_VMCS_HOST_TR_BASE %RX64\n", trBase64));
1121 AssertRC(rc);
1122 }
1123 else
1124#endif
1125 {
1126#if HC_ARCH_BITS == 64
1127 trBase = X86DESC64_BASE(*pDesc);
1128#else
1129 trBase = X86DESC_BASE(*pDesc);
1130#endif
1131 rc = VMXWriteVMCS(VMX_VMCS_HOST_TR_BASE, trBase);
1132 AssertRC(rc);
1133 Log2(("VMX_VMCS_HOST_TR_BASE %RHv\n", trBase));
1134 }
1135
1136 /* FS and GS base. */
1137#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1138 if (VMX_IS_64BIT_HOST_MODE())
1139 {
1140 Log2(("MSR_K8_FS_BASE = %RX64\n", ASMRdMsr(MSR_K8_FS_BASE)));
1141 Log2(("MSR_K8_GS_BASE = %RX64\n", ASMRdMsr(MSR_K8_GS_BASE)));
1142 rc = VMXWriteVMCS64(VMX_VMCS_HOST_FS_BASE, ASMRdMsr(MSR_K8_FS_BASE));
1143 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_GS_BASE, ASMRdMsr(MSR_K8_GS_BASE));
1144 }
1145#endif
1146 AssertRC(rc);
1147
1148 /* Sysenter MSRs. */
1149 /** @todo expensive!! */
1150 rc = VMXWriteVMCS(VMX_VMCS32_HOST_SYSENTER_CS, ASMRdMsr_Low(MSR_IA32_SYSENTER_CS));
1151 Log2(("VMX_VMCS_HOST_SYSENTER_CS %08x\n", ASMRdMsr_Low(MSR_IA32_SYSENTER_CS)));
1152#ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1153 if (VMX_IS_64BIT_HOST_MODE())
1154 {
1155 Log2(("VMX_VMCS_HOST_SYSENTER_EIP %RX64\n", ASMRdMsr(MSR_IA32_SYSENTER_EIP)));
1156 Log2(("VMX_VMCS_HOST_SYSENTER_ESP %RX64\n", ASMRdMsr(MSR_IA32_SYSENTER_ESP)));
1157 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_SYSENTER_ESP, ASMRdMsr(MSR_IA32_SYSENTER_ESP));
1158 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_SYSENTER_EIP, ASMRdMsr(MSR_IA32_SYSENTER_EIP));
1159 }
1160 else
1161 {
1162 rc |= VMXWriteVMCS(VMX_VMCS_HOST_SYSENTER_ESP, ASMRdMsr_Low(MSR_IA32_SYSENTER_ESP));
1163 rc |= VMXWriteVMCS(VMX_VMCS_HOST_SYSENTER_EIP, ASMRdMsr_Low(MSR_IA32_SYSENTER_EIP));
1164 Log2(("VMX_VMCS_HOST_SYSENTER_EIP %RX32\n", ASMRdMsr_Low(MSR_IA32_SYSENTER_EIP)));
1165 Log2(("VMX_VMCS_HOST_SYSENTER_ESP %RX32\n", ASMRdMsr_Low(MSR_IA32_SYSENTER_ESP)));
1166 }
1167#elif HC_ARCH_BITS == 32
1168 rc |= VMXWriteVMCS(VMX_VMCS_HOST_SYSENTER_ESP, ASMRdMsr_Low(MSR_IA32_SYSENTER_ESP));
1169 rc |= VMXWriteVMCS(VMX_VMCS_HOST_SYSENTER_EIP, ASMRdMsr_Low(MSR_IA32_SYSENTER_EIP));
1170 Log2(("VMX_VMCS_HOST_SYSENTER_EIP %RX32\n", ASMRdMsr_Low(MSR_IA32_SYSENTER_EIP)));
1171 Log2(("VMX_VMCS_HOST_SYSENTER_ESP %RX32\n", ASMRdMsr_Low(MSR_IA32_SYSENTER_ESP)));
1172#else
1173 Log2(("VMX_VMCS_HOST_SYSENTER_EIP %RX64\n", ASMRdMsr(MSR_IA32_SYSENTER_EIP)));
1174 Log2(("VMX_VMCS_HOST_SYSENTER_ESP %RX64\n", ASMRdMsr(MSR_IA32_SYSENTER_ESP)));
1175 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_SYSENTER_ESP, ASMRdMsr(MSR_IA32_SYSENTER_ESP));
1176 rc |= VMXWriteVMCS64(VMX_VMCS_HOST_SYSENTER_EIP, ASMRdMsr(MSR_IA32_SYSENTER_EIP));
1177#endif
1178 AssertRC(rc);
1179
1180#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
1181 /* Store all host MSRs in the VM-Exit load area, so they will be reloaded after the world switch back to the host. */
1182 PVMXMSR pMsr = (PVMXMSR)pVCpu->hwaccm.s.vmx.pHostMSR;
1183 unsigned idxMsr = 0;
1184
1185 /* EFER MSR present? */
1186 if (ASMCpuId_EDX(0x80000001) & (X86_CPUID_AMD_FEATURE_EDX_NX|X86_CPUID_AMD_FEATURE_EDX_LONG_MODE))
1187 {
1188 if (ASMCpuId_EDX(0x80000001) & X86_CPUID_AMD_FEATURE_EDX_SEP)
1189 {
1190 pMsr->u32IndexMSR = MSR_K6_STAR;
1191 pMsr->u32Reserved = 0;
1192 pMsr->u64Value = ASMRdMsr(MSR_K6_STAR); /* legacy syscall eip, cs & ss */
1193 pMsr++; idxMsr++;
1194 }
1195
1196 pMsr->u32IndexMSR = MSR_K6_EFER;
1197 pMsr->u32Reserved = 0;
1198# if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1199 if (CPUMIsGuestInLongMode(pVCpu))
1200 {
1201 /* Must match the efer value in our 64 bits switcher. */
1202 pMsr->u64Value = ASMRdMsr(MSR_K6_EFER) | MSR_K6_EFER_LME | MSR_K6_EFER_SCE | MSR_K6_EFER_NXE;
1203 }
1204 else
1205# endif
1206 pMsr->u64Value = ASMRdMsr(MSR_K6_EFER);
1207 pMsr++; idxMsr++;
1208 }
1209
1210# if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1211 if (VMX_IS_64BIT_HOST_MODE())
1212 {
1213 pMsr->u32IndexMSR = MSR_K8_LSTAR;
1214 pMsr->u32Reserved = 0;
1215 pMsr->u64Value = ASMRdMsr(MSR_K8_LSTAR); /* 64 bits mode syscall rip */
1216 pMsr++; idxMsr++;
1217 pMsr->u32IndexMSR = MSR_K8_SF_MASK;
1218 pMsr->u32Reserved = 0;
1219 pMsr->u64Value = ASMRdMsr(MSR_K8_SF_MASK); /* syscall flag mask */
1220 pMsr++; idxMsr++;
1221 pMsr->u32IndexMSR = MSR_K8_KERNEL_GS_BASE;
1222 pMsr->u32Reserved = 0;
1223 pMsr->u64Value = ASMRdMsr(MSR_K8_KERNEL_GS_BASE); /* swapgs exchange value */
1224 pMsr++; idxMsr++;
1225 }
1226# endif
1227 rc = VMXWriteVMCS(VMX_VMCS_CTRL_EXIT_MSR_LOAD_COUNT, idxMsr);
1228 AssertRC(rc);
1229#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
1230
1231 pVCpu->hwaccm.s.fContextUseFlags &= ~HWACCM_CHANGED_HOST_CONTEXT;
1232 }
1233 return rc;
1234}
1235
1236/**
1237 * Prefetch the 4 PDPT pointers (PAE and nested paging only)
1238 *
1239 * @param pVM The VM to operate on.
1240 * @param pVCpu The VMCPU to operate on.
1241 * @param pCtx Guest context
1242 */
1243static void vmxR0PrefetchPAEPdptrs(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1244{
1245 if (CPUMIsGuestInPAEModeEx(pCtx))
1246 {
1247 X86PDPE Pdpe;
1248
1249 for (unsigned i=0;i<4;i++)
1250 {
1251 Pdpe = PGMGstGetPaePDPtr(pVCpu, i);
1252 int rc = VMXWriteVMCS64(VMX_VMCS_GUEST_PDPTR0_FULL + i*2, Pdpe.u);
1253 AssertRC(rc);
1254 }
1255 }
1256}
1257
1258/**
1259 * Update the exception bitmap according to the current CPU state
1260 *
1261 * @param pVM The VM to operate on.
1262 * @param pVCpu The VMCPU to operate on.
1263 * @param pCtx Guest context
1264 */
1265static void vmxR0UpdateExceptionBitmap(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1266{
1267 uint32_t u32TrapMask;
1268 Assert(pCtx);
1269
1270 u32TrapMask = HWACCM_VMX_TRAP_MASK;
1271#ifndef DEBUG
1272 if (pVM->hwaccm.s.fNestedPaging)
1273 u32TrapMask &= ~RT_BIT(X86_XCPT_PF); /* no longer need to intercept #PF. */
1274#endif
1275
1276 /* Also catch floating point exceptions as we need to report them to the guest in a different way. */
1277 if ( CPUMIsGuestFPUStateActive(pVCpu) == true
1278 && !(pCtx->cr0 & X86_CR0_NE)
1279 && !pVCpu->hwaccm.s.fFPUOldStyleOverride)
1280 {
1281 u32TrapMask |= RT_BIT(X86_XCPT_MF);
1282 pVCpu->hwaccm.s.fFPUOldStyleOverride = true;
1283 }
1284
1285#ifdef VBOX_STRICT
1286 Assert(u32TrapMask & RT_BIT(X86_XCPT_GP));
1287#endif
1288
1289 /* Intercept all exceptions in real mode as none of them can be injected directly (#GP otherwise). */
1290 if ( CPUMIsGuestInRealModeEx(pCtx)
1291 && pVM->hwaccm.s.vmx.pRealModeTSS)
1292 u32TrapMask |= HWACCM_VMX_TRAP_MASK_REALMODE;
1293
1294 int rc = VMXWriteVMCS(VMX_VMCS_CTRL_EXCEPTION_BITMAP, u32TrapMask);
1295 AssertRC(rc);
1296}
1297
1298/**
1299 * Loads a minimal guest state
1300 *
1301 * NOTE: Don't do anything here that can cause a jump back to ring 3!!!!!
1302 *
1303 * @param pVM The VM to operate on.
1304 * @param pVCpu The VMCPU to operate on.
1305 * @param pCtx Guest context
1306 */
1307VMMR0DECL(void) VMXR0LoadMinimalGuestState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1308{
1309 int rc;
1310 X86EFLAGS eflags;
1311
1312 Assert(!(pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_ALL_GUEST));
1313
1314 /* EIP, ESP and EFLAGS */
1315 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_RIP, pCtx->rip);
1316 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_RSP, pCtx->rsp);
1317 AssertRC(rc);
1318
1319 /* Bits 22-31, 15, 5 & 3 must be zero. Bit 1 must be 1. */
1320 eflags = pCtx->eflags;
1321 eflags.u32 &= VMX_EFLAGS_RESERVED_0;
1322 eflags.u32 |= VMX_EFLAGS_RESERVED_1;
1323
1324 /* Real mode emulation using v86 mode. */
1325 if ( CPUMIsGuestInRealModeEx(pCtx)
1326 && pVM->hwaccm.s.vmx.pRealModeTSS)
1327 {
1328 pVCpu->hwaccm.s.vmx.RealMode.eflags = eflags;
1329
1330 eflags.Bits.u1VM = 1;
1331 eflags.Bits.u2IOPL = 0; /* must always be 0 or else certain instructions won't cause faults. */
1332 }
1333 rc = VMXWriteVMCS(VMX_VMCS_GUEST_RFLAGS, eflags.u32);
1334 AssertRC(rc);
1335}
1336
1337/**
1338 * Loads the guest state
1339 *
1340 * NOTE: Don't do anything here that can cause a jump back to ring 3!!!!!
1341 *
1342 * @returns VBox status code.
1343 * @param pVM The VM to operate on.
1344 * @param pVCpu The VMCPU to operate on.
1345 * @param pCtx Guest context
1346 */
1347VMMR0DECL(int) VMXR0LoadGuestState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1348{
1349 int rc = VINF_SUCCESS;
1350 RTGCUINTPTR val;
1351
1352 /* VMX_VMCS_CTRL_ENTRY_CONTROLS
1353 * Set required bits to one and zero according to the MSR capabilities.
1354 */
1355 val = pVM->hwaccm.s.vmx.msr.vmx_entry.n.disallowed0;
1356 /* Load guest debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
1357 val |= VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG;
1358 /* 64 bits guest mode? */
1359 if (CPUMIsGuestInLongModeEx(pCtx))
1360 val |= VMX_VMCS_CTRL_ENTRY_CONTROLS_IA64_MODE;
1361 /* else Must be zero when AMD64 is not available. */
1362
1363 /* Mask away the bits that the CPU doesn't support */
1364 val &= pVM->hwaccm.s.vmx.msr.vmx_entry.n.allowed1;
1365 rc = VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_CONTROLS, val);
1366 AssertRC(rc);
1367
1368 /* VMX_VMCS_CTRL_EXIT_CONTROLS
1369 * Set required bits to one and zero according to the MSR capabilities.
1370 */
1371 val = pVM->hwaccm.s.vmx.msr.vmx_exit.n.disallowed0;
1372
1373 /* Save debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
1374 val |= VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG;
1375
1376#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1377 if (VMX_IS_64BIT_HOST_MODE())
1378 val |= VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64;
1379 /* else: Must be zero when AMD64 is not available. */
1380#elif HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS)
1381 if (CPUMIsGuestInLongModeEx(pCtx))
1382 val |= VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64; /* our switcher goes to long mode */
1383 else
1384 Assert(!(val & VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64));
1385#endif
1386 val &= pVM->hwaccm.s.vmx.msr.vmx_exit.n.allowed1;
1387 /* Don't acknowledge external interrupts on VM-exit. */
1388 rc = VMXWriteVMCS(VMX_VMCS_CTRL_EXIT_CONTROLS, val);
1389 AssertRC(rc);
1390
1391 /* Guest CPU context: ES, CS, SS, DS, FS, GS. */
1392 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_SEGMENT_REGS)
1393 {
1394 if (pVM->hwaccm.s.vmx.pRealModeTSS)
1395 {
1396 PGMMODE enmGuestMode = PGMGetGuestMode(pVCpu);
1397 if (pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode != enmGuestMode)
1398 {
1399 /* Correct weird requirements for switching to protected mode. */
1400 if ( pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode == PGMMODE_REAL
1401 && enmGuestMode >= PGMMODE_PROTECTED)
1402 {
1403 /* Flush the recompiler code cache as it's not unlikely
1404 * the guest will rewrite code it will later execute in real
1405 * mode (OpenBSD 4.0 is one such example)
1406 */
1407 REMFlushTBs(pVM);
1408
1409 /* DPL of all hidden selector registers must match the current CPL (0). */
1410 pCtx->csHid.Attr.n.u2Dpl = 0;
1411 pCtx->csHid.Attr.n.u4Type = X86_SEL_TYPE_CODE | X86_SEL_TYPE_RW_ACC;
1412
1413 pCtx->dsHid.Attr.n.u2Dpl = 0;
1414 pCtx->esHid.Attr.n.u2Dpl = 0;
1415 pCtx->fsHid.Attr.n.u2Dpl = 0;
1416 pCtx->gsHid.Attr.n.u2Dpl = 0;
1417 pCtx->ssHid.Attr.n.u2Dpl = 0;
1418
1419 /* The limit must correspond to the 32 bits setting. */
1420 if (!pCtx->csHid.Attr.n.u1DefBig)
1421 pCtx->csHid.u32Limit &= 0xffff;
1422 if (!pCtx->dsHid.Attr.n.u1DefBig)
1423 pCtx->dsHid.u32Limit &= 0xffff;
1424 if (!pCtx->esHid.Attr.n.u1DefBig)
1425 pCtx->esHid.u32Limit &= 0xffff;
1426 if (!pCtx->fsHid.Attr.n.u1DefBig)
1427 pCtx->fsHid.u32Limit &= 0xffff;
1428 if (!pCtx->gsHid.Attr.n.u1DefBig)
1429 pCtx->gsHid.u32Limit &= 0xffff;
1430 if (!pCtx->ssHid.Attr.n.u1DefBig)
1431 pCtx->ssHid.u32Limit &= 0xffff;
1432 }
1433 else
1434 /* Switching from protected mode to real mode. */
1435 if ( pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode >= PGMMODE_PROTECTED
1436 && enmGuestMode == PGMMODE_REAL)
1437 {
1438 /* The limit must also be set to 0xffff. */
1439 pCtx->csHid.u32Limit = 0xffff;
1440 pCtx->dsHid.u32Limit = 0xffff;
1441 pCtx->esHid.u32Limit = 0xffff;
1442 pCtx->fsHid.u32Limit = 0xffff;
1443 pCtx->gsHid.u32Limit = 0xffff;
1444 pCtx->ssHid.u32Limit = 0xffff;
1445
1446 Assert(pCtx->csHid.u64Base <= 0xfffff);
1447 Assert(pCtx->dsHid.u64Base <= 0xfffff);
1448 Assert(pCtx->esHid.u64Base <= 0xfffff);
1449 Assert(pCtx->fsHid.u64Base <= 0xfffff);
1450 Assert(pCtx->gsHid.u64Base <= 0xfffff);
1451 }
1452 pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode = enmGuestMode;
1453 }
1454 else
1455 /* VT-x will fail with a guest invalid state otherwise... (CPU state after a reset) */
1456 if ( CPUMIsGuestInRealModeEx(pCtx)
1457 && pCtx->csHid.u64Base == 0xffff0000)
1458 {
1459 pCtx->csHid.u64Base = 0xf0000;
1460 pCtx->cs = 0xf000;
1461 }
1462 }
1463
1464 VMX_WRITE_SELREG(ES, es);
1465 AssertRC(rc);
1466
1467 VMX_WRITE_SELREG(CS, cs);
1468 AssertRC(rc);
1469
1470 VMX_WRITE_SELREG(SS, ss);
1471 AssertRC(rc);
1472
1473 VMX_WRITE_SELREG(DS, ds);
1474 AssertRC(rc);
1475
1476 VMX_WRITE_SELREG(FS, fs);
1477 AssertRC(rc);
1478
1479 VMX_WRITE_SELREG(GS, gs);
1480 AssertRC(rc);
1481 }
1482
1483 /* Guest CPU context: LDTR. */
1484 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_LDTR)
1485 {
1486 if (pCtx->ldtr == 0)
1487 {
1488 rc = VMXWriteVMCS(VMX_VMCS16_GUEST_FIELD_LDTR, 0);
1489 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_LDTR_LIMIT, 0);
1490 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_LDTR_BASE, 0);
1491 /* Note: vmlaunch will fail with 0 or just 0x02. No idea why. */
1492 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_LDTR_ACCESS_RIGHTS, 0x82 /* present, LDT */);
1493 }
1494 else
1495 {
1496 rc = VMXWriteVMCS(VMX_VMCS16_GUEST_FIELD_LDTR, pCtx->ldtr);
1497 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_LDTR_LIMIT, pCtx->ldtrHid.u32Limit);
1498 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_LDTR_BASE, pCtx->ldtrHid.u64Base);
1499 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_LDTR_ACCESS_RIGHTS, pCtx->ldtrHid.Attr.u);
1500 }
1501 AssertRC(rc);
1502 }
1503 /* Guest CPU context: TR. */
1504 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_TR)
1505 {
1506 /* Real mode emulation using v86 mode with CR4.VME (interrupt redirection using the int bitmap in the TSS) */
1507 if ( CPUMIsGuestInRealModeEx(pCtx)
1508 && pVM->hwaccm.s.vmx.pRealModeTSS)
1509 {
1510 RTGCPHYS GCPhys;
1511
1512 /* We convert it here every time as pci regions could be reconfigured. */
1513 rc = PDMVMMDevHeapR3ToGCPhys(pVM, pVM->hwaccm.s.vmx.pRealModeTSS, &GCPhys);
1514 AssertRC(rc);
1515
1516 rc = VMXWriteVMCS(VMX_VMCS16_GUEST_FIELD_TR, 0);
1517 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_TR_LIMIT, HWACCM_VTX_TSS_SIZE);
1518 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_TR_BASE, GCPhys /* phys = virt in this mode */);
1519
1520 X86DESCATTR attr;
1521
1522 attr.u = 0;
1523 attr.n.u1Present = 1;
1524 attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY;
1525 val = attr.u;
1526 }
1527 else
1528 {
1529 rc = VMXWriteVMCS(VMX_VMCS16_GUEST_FIELD_TR, pCtx->tr);
1530 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_TR_LIMIT, pCtx->trHid.u32Limit);
1531 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_TR_BASE, pCtx->trHid.u64Base);
1532
1533 val = pCtx->trHid.Attr.u;
1534
1535 /* The TSS selector must be busy. */
1536 if ((val & 0xF) == X86_SEL_TYPE_SYS_286_TSS_AVAIL)
1537 val = (val & ~0xF) | X86_SEL_TYPE_SYS_286_TSS_BUSY;
1538 else
1539 /* Default even if no TR selector has been set (otherwise vmlaunch will fail!) */
1540 val = (val & ~0xF) | X86_SEL_TYPE_SYS_386_TSS_BUSY;
1541
1542 }
1543 rc |= VMXWriteVMCS(VMX_VMCS32_GUEST_TR_ACCESS_RIGHTS, val);
1544 AssertRC(rc);
1545 }
1546 /* Guest CPU context: GDTR. */
1547 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_GDTR)
1548 {
1549 rc = VMXWriteVMCS(VMX_VMCS32_GUEST_GDTR_LIMIT, pCtx->gdtr.cbGdt);
1550 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_GDTR_BASE, pCtx->gdtr.pGdt);
1551 AssertRC(rc);
1552 }
1553 /* Guest CPU context: IDTR. */
1554 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_IDTR)
1555 {
1556 rc = VMXWriteVMCS(VMX_VMCS32_GUEST_IDTR_LIMIT, pCtx->idtr.cbIdt);
1557 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_IDTR_BASE, pCtx->idtr.pIdt);
1558 AssertRC(rc);
1559 }
1560
1561 /*
1562 * Sysenter MSRs
1563 */
1564 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_MSR)
1565 {
1566 rc = VMXWriteVMCS(VMX_VMCS32_GUEST_SYSENTER_CS, pCtx->SysEnter.cs);
1567 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_SYSENTER_EIP, pCtx->SysEnter.eip);
1568 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_SYSENTER_ESP, pCtx->SysEnter.esp);
1569 AssertRC(rc);
1570 }
1571
1572 /* Control registers */
1573 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR0)
1574 {
1575 val = pCtx->cr0;
1576 rc = VMXWriteVMCS(VMX_VMCS_CTRL_CR0_READ_SHADOW, val);
1577 Log2(("Guest CR0-shadow %08x\n", val));
1578 if (CPUMIsGuestFPUStateActive(pVCpu) == false)
1579 {
1580 /* Always use #NM exceptions to load the FPU/XMM state on demand. */
1581 val |= X86_CR0_TS | X86_CR0_ET | X86_CR0_NE | X86_CR0_MP;
1582 }
1583 else
1584 {
1585 /** @todo check if we support the old style mess correctly. */
1586 if (!(val & X86_CR0_NE))
1587 Log(("Forcing X86_CR0_NE!!!\n"));
1588
1589 val |= X86_CR0_NE; /* always turn on the native mechanism to report FPU errors (old style uses interrupts) */
1590 }
1591 /* Note: protected mode & paging are always enabled; we use them for emulating real and protected mode without paging too. */
1592 if (!pVM->hwaccm.s.vmx.fUnrestrictedGuest)
1593 val |= X86_CR0_PE | X86_CR0_PG;
1594
1595 if (pVM->hwaccm.s.fNestedPaging)
1596 {
1597 if (CPUMIsGuestInPagedProtectedModeEx(pCtx))
1598 {
1599 /* Disable cr3 read/write monitoring as we don't need it for EPT. */
1600 pVCpu->hwaccm.s.vmx.proc_ctls &= ~( VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT
1601 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT);
1602 }
1603 else
1604 {
1605 /* Reenable cr3 read/write monitoring as our identity mapped page table is active. */
1606 pVCpu->hwaccm.s.vmx.proc_ctls |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT
1607 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT;
1608 }
1609 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
1610 AssertRC(rc);
1611 }
1612 else
1613 {
1614 /* Note: We must also set this as we rely on protecting various pages for which supervisor writes must be caught. */
1615 val |= X86_CR0_WP;
1616 }
1617
1618 /* Always enable caching. */
1619 val &= ~(X86_CR0_CD|X86_CR0_NW);
1620
1621 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_CR0, val);
1622 Log2(("Guest CR0 %08x\n", val));
1623 /* CR0 flags owned by the host; if the guests attempts to change them, then
1624 * the VM will exit.
1625 */
1626 val = X86_CR0_PE /* Must monitor this bit (assumptions are made for real mode emulation) */
1627 | X86_CR0_WP /* Must monitor this bit (it must always be enabled). */
1628 | X86_CR0_PG /* Must monitor this bit (assumptions are made for real mode & protected mode without paging emulation) */
1629 | X86_CR0_CD /* Bit not restored during VM-exit! */
1630 | X86_CR0_NW /* Bit not restored during VM-exit! */
1631 | X86_CR0_NE;
1632
1633 /* When the guest's FPU state is active, then we no longer care about
1634 * the FPU related bits.
1635 */
1636 if (CPUMIsGuestFPUStateActive(pVCpu) == false)
1637 val |= X86_CR0_TS | X86_CR0_ET | X86_CR0_MP;
1638
1639 pVCpu->hwaccm.s.vmx.cr0_mask = val;
1640
1641 rc |= VMXWriteVMCS(VMX_VMCS_CTRL_CR0_MASK, val);
1642 Log2(("Guest CR0-mask %08x\n", val));
1643 AssertRC(rc);
1644 }
1645 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR4)
1646 {
1647 /* CR4 */
1648 rc = VMXWriteVMCS(VMX_VMCS_CTRL_CR4_READ_SHADOW, pCtx->cr4);
1649 Log2(("Guest CR4-shadow %08x\n", pCtx->cr4));
1650 /* Set the required bits in cr4 too (currently X86_CR4_VMXE). */
1651 val = pCtx->cr4 | (uint32_t)pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed0;
1652
1653 if (!pVM->hwaccm.s.fNestedPaging)
1654 {
1655 switch(pVCpu->hwaccm.s.enmShadowMode)
1656 {
1657 case PGMMODE_REAL: /* Real mode -> emulated using v86 mode */
1658 case PGMMODE_PROTECTED: /* Protected mode, no paging -> emulated using identity mapping. */
1659 case PGMMODE_32_BIT: /* 32-bit paging. */
1660 val &= ~X86_CR4_PAE;
1661 break;
1662
1663 case PGMMODE_PAE: /* PAE paging. */
1664 case PGMMODE_PAE_NX: /* PAE paging with NX enabled. */
1665 /** Must use PAE paging as we could use physical memory > 4 GB */
1666 val |= X86_CR4_PAE;
1667 break;
1668
1669 case PGMMODE_AMD64: /* 64-bit AMD paging (long mode). */
1670 case PGMMODE_AMD64_NX: /* 64-bit AMD paging (long mode) with NX enabled. */
1671#ifdef VBOX_ENABLE_64_BITS_GUESTS
1672 break;
1673#else
1674 AssertFailed();
1675 return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1676#endif
1677 default: /* shut up gcc */
1678 AssertFailed();
1679 return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1680 }
1681 }
1682 else
1683 if ( !CPUMIsGuestInPagedProtectedModeEx(pCtx)
1684 && !pVM->hwaccm.s.vmx.fUnrestrictedGuest)
1685 {
1686 /* We use 4 MB pages in our identity mapping page table for real and protected mode without paging. */
1687 val |= X86_CR4_PSE;
1688 /* Our identity mapping is a 32 bits page directory. */
1689 val &= ~X86_CR4_PAE;
1690 }
1691
1692 /* Turn off VME if we're in emulated real mode. */
1693 if ( CPUMIsGuestInRealModeEx(pCtx)
1694 && pVM->hwaccm.s.vmx.pRealModeTSS)
1695 val &= ~X86_CR4_VME;
1696
1697 rc |= VMXWriteVMCS64(VMX_VMCS64_GUEST_CR4, val);
1698 Log2(("Guest CR4 %08x\n", val));
1699 /* CR4 flags owned by the host; if the guests attempts to change them, then
1700 * the VM will exit.
1701 */
1702 val = 0
1703 | X86_CR4_VME
1704 | X86_CR4_PAE
1705 | X86_CR4_PGE
1706 | X86_CR4_PSE
1707 | X86_CR4_VMXE;
1708 pVCpu->hwaccm.s.vmx.cr4_mask = val;
1709
1710 rc |= VMXWriteVMCS(VMX_VMCS_CTRL_CR4_MASK, val);
1711 Log2(("Guest CR4-mask %08x\n", val));
1712 AssertRC(rc);
1713 }
1714
1715 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR3)
1716 {
1717 if (pVM->hwaccm.s.fNestedPaging)
1718 {
1719 Assert(PGMGetHyperCR3(pVCpu));
1720 pVCpu->hwaccm.s.vmx.GCPhysEPTP = PGMGetHyperCR3(pVCpu);
1721
1722 Assert(!(pVCpu->hwaccm.s.vmx.GCPhysEPTP & 0xfff));
1723 /** @todo Check the IA32_VMX_EPT_VPID_CAP MSR for other supported memory types. */
1724 pVCpu->hwaccm.s.vmx.GCPhysEPTP |= VMX_EPT_MEMTYPE_WB
1725 | (VMX_EPT_PAGE_WALK_LENGTH_DEFAULT << VMX_EPT_PAGE_WALK_LENGTH_SHIFT);
1726
1727 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_EPTP_FULL, pVCpu->hwaccm.s.vmx.GCPhysEPTP);
1728 AssertRC(rc);
1729
1730 if ( !CPUMIsGuestInPagedProtectedModeEx(pCtx)
1731 && !pVM->hwaccm.s.vmx.fUnrestrictedGuest)
1732 {
1733 RTGCPHYS GCPhys;
1734
1735 /* We convert it here every time as pci regions could be reconfigured. */
1736 rc = PDMVMMDevHeapR3ToGCPhys(pVM, pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable, &GCPhys);
1737 AssertMsgRC(rc, ("pNonPagingModeEPTPageTable = %RGv\n", pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable));
1738
1739 /* We use our identity mapping page table here as we need to map guest virtual to guest physical addresses; EPT will
1740 * take care of the translation to host physical addresses.
1741 */
1742 val = GCPhys;
1743 }
1744 else
1745 {
1746 /* Save the real guest CR3 in VMX_VMCS_GUEST_CR3 */
1747 val = pCtx->cr3;
1748 /* Prefetch the four PDPT entries in PAE mode. */
1749 vmxR0PrefetchPAEPdptrs(pVM, pVCpu, pCtx);
1750 }
1751 }
1752 else
1753 {
1754 val = PGMGetHyperCR3(pVCpu);
1755 Assert(val || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL));
1756 }
1757
1758 /* Save our shadow CR3 register. */
1759 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_CR3, val);
1760 AssertRC(rc);
1761 }
1762
1763 /* Debug registers. */
1764 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_DEBUG)
1765 {
1766 pCtx->dr[6] |= X86_DR6_INIT_VAL; /* set all reserved bits to 1. */
1767 pCtx->dr[6] &= ~RT_BIT(12); /* must be zero. */
1768
1769 pCtx->dr[7] &= 0xffffffff; /* upper 32 bits reserved */
1770 pCtx->dr[7] &= ~(RT_BIT(11) | RT_BIT(12) | RT_BIT(14) | RT_BIT(15)); /* must be zero */
1771 pCtx->dr[7] |= 0x400; /* must be one */
1772
1773 /* Resync DR7 */
1774 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_DR7, pCtx->dr[7]);
1775 AssertRC(rc);
1776
1777#ifdef DEBUG
1778 /* Sync the hypervisor debug state now if any breakpoint is armed. */
1779 if ( CPUMGetHyperDR7(pVCpu) & (X86_DR7_ENABLED_MASK|X86_DR7_GD)
1780 && !CPUMIsHyperDebugStateActive(pVCpu)
1781 && !DBGFIsStepping(pVCpu))
1782 {
1783 /* Save the host and load the hypervisor debug state. */
1784 rc = CPUMR0LoadHyperDebugState(pVM, pVCpu, pCtx, true /* include DR6 */);
1785 AssertRC(rc);
1786
1787 /* DRx intercepts remain enabled. */
1788
1789 /* Override dr7 with the hypervisor value. */
1790 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_DR7, CPUMGetHyperDR7(pVCpu));
1791 AssertRC(rc);
1792 }
1793 else
1794#endif
1795 /* Sync the debug state now if any breakpoint is armed. */
1796 if ( (pCtx->dr[7] & (X86_DR7_ENABLED_MASK|X86_DR7_GD))
1797 && !CPUMIsGuestDebugStateActive(pVCpu)
1798 && !DBGFIsStepping(pVCpu))
1799 {
1800 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatDRxArmed);
1801
1802 /* Disable drx move intercepts. */
1803 pVCpu->hwaccm.s.vmx.proc_ctls &= ~VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT;
1804 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
1805 AssertRC(rc);
1806
1807 /* Save the host and load the guest debug state. */
1808 rc = CPUMR0LoadGuestDebugState(pVM, pVCpu, pCtx, true /* include DR6 */);
1809 AssertRC(rc);
1810 }
1811
1812 /* IA32_DEBUGCTL MSR. */
1813 rc = VMXWriteVMCS64(VMX_VMCS_GUEST_DEBUGCTL_FULL, 0);
1814 AssertRC(rc);
1815
1816 /** @todo do we really ever need this? */
1817 rc |= VMXWriteVMCS(VMX_VMCS_GUEST_DEBUG_EXCEPTIONS, 0);
1818 AssertRC(rc);
1819 }
1820
1821 /* 64 bits guest mode? */
1822 if (CPUMIsGuestInLongModeEx(pCtx))
1823 {
1824#if !defined(VBOX_ENABLE_64_BITS_GUESTS)
1825 return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1826#elif HC_ARCH_BITS == 32 && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1827 pVCpu->hwaccm.s.vmx.pfnStartVM = VMXR0SwitcherStartVM64;
1828#else
1829# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1830 if (!pVM->hwaccm.s.fAllow64BitGuests)
1831 return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1832# endif
1833 pVCpu->hwaccm.s.vmx.pfnStartVM = VMXR0StartVM64;
1834#endif
1835 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_MSR)
1836 {
1837 /* Update these as wrmsr might have changed them. */
1838 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_FS_BASE, pCtx->fsHid.u64Base);
1839 AssertRC(rc);
1840 rc = VMXWriteVMCS64(VMX_VMCS64_GUEST_GS_BASE, pCtx->gsHid.u64Base);
1841 AssertRC(rc);
1842 }
1843 }
1844 else
1845 {
1846 pVCpu->hwaccm.s.vmx.pfnStartVM = VMXR0StartVM32;
1847 }
1848
1849 vmxR0UpdateExceptionBitmap(pVM, pVCpu, pCtx);
1850
1851#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
1852 /* Store all guest MSRs in the VM-Entry load area, so they will be loaded during the world switch. */
1853 PVMXMSR pMsr = (PVMXMSR)pVCpu->hwaccm.s.vmx.pGuestMSR;
1854 unsigned idxMsr = 0;
1855
1856 uint32_t ulEdx;
1857 uint32_t ulTemp;
1858 CPUMGetGuestCpuId(pVCpu, 0x80000001, &ulTemp, &ulTemp, &ulTemp, &ulEdx);
1859 /* EFER MSR present? */
1860 if (ulEdx & (X86_CPUID_AMD_FEATURE_EDX_NX|X86_CPUID_AMD_FEATURE_EDX_LONG_MODE))
1861 {
1862 pMsr->u32IndexMSR = MSR_K6_EFER;
1863 pMsr->u32Reserved = 0;
1864 pMsr->u64Value = pCtx->msrEFER;
1865 /* VT-x will complain if only MSR_K6_EFER_LME is set. */
1866 if (!CPUMIsGuestInLongModeEx(pCtx))
1867 pMsr->u64Value &= ~(MSR_K6_EFER_LMA|MSR_K6_EFER_LME);
1868 pMsr++; idxMsr++;
1869
1870 if (ulEdx & X86_CPUID_AMD_FEATURE_EDX_LONG_MODE)
1871 {
1872 pMsr->u32IndexMSR = MSR_K8_LSTAR;
1873 pMsr->u32Reserved = 0;
1874 pMsr->u64Value = pCtx->msrLSTAR; /* 64 bits mode syscall rip */
1875 pMsr++; idxMsr++;
1876 pMsr->u32IndexMSR = MSR_K6_STAR;
1877 pMsr->u32Reserved = 0;
1878 pMsr->u64Value = pCtx->msrSTAR; /* legacy syscall eip, cs & ss */
1879 pMsr++; idxMsr++;
1880 pMsr->u32IndexMSR = MSR_K8_SF_MASK;
1881 pMsr->u32Reserved = 0;
1882 pMsr->u64Value = pCtx->msrSFMASK; /* syscall flag mask */
1883 pMsr++; idxMsr++;
1884 pMsr->u32IndexMSR = MSR_K8_KERNEL_GS_BASE;
1885 pMsr->u32Reserved = 0;
1886 pMsr->u64Value = pCtx->msrKERNELGSBASE; /* swapgs exchange value */
1887 pMsr++; idxMsr++;
1888 }
1889 }
1890 pVCpu->hwaccm.s.vmx.cCachedMSRs = idxMsr;
1891
1892 rc = VMXWriteVMCS(VMX_VMCS_CTRL_ENTRY_MSR_LOAD_COUNT, idxMsr);
1893 AssertRC(rc);
1894
1895 rc = VMXWriteVMCS(VMX_VMCS_CTRL_EXIT_MSR_STORE_COUNT, idxMsr);
1896 AssertRC(rc);
1897#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
1898
1899 bool fOffsettedTsc;
1900 if (pVM->hwaccm.s.vmx.fUsePreemptTimer)
1901 {
1902 uint64_t cTicksToDeadline = TMCpuTickGetDeadlineAndTscOffset(pVCpu, &fOffsettedTsc, &pVCpu->hwaccm.s.vmx.u64TSCOffset);
1903 cTicksToDeadline >>= pVM->hwaccm.s.vmx.cPreemptTimerShift;
1904 uint32_t cPreemptionTickCount = (uint32_t)RT_MIN(cTicksToDeadline, UINT32_MAX - 16);
1905 rc = VMXWriteVMCS(VMX_VMCS32_GUEST_PREEMPTION_TIMER_VALUE, cPreemptionTickCount);
1906 AssertRC(rc);
1907 }
1908 else
1909 fOffsettedTsc = TMCpuTickCanUseRealTSC(pVCpu, &pVCpu->hwaccm.s.vmx.u64TSCOffset);
1910 if (fOffsettedTsc)
1911 {
1912 uint64_t u64CurTSC = ASMReadTSC();
1913 if (u64CurTSC + pVCpu->hwaccm.s.vmx.u64TSCOffset >= TMCpuTickGetLastSeen(pVCpu))
1914 {
1915 /* Note: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT takes precedence over TSC_OFFSET */
1916 rc = VMXWriteVMCS64(VMX_VMCS_CTRL_TSC_OFFSET_FULL, pVCpu->hwaccm.s.vmx.u64TSCOffset);
1917 AssertRC(rc);
1918
1919 pVCpu->hwaccm.s.vmx.proc_ctls &= ~VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT;
1920 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
1921 AssertRC(rc);
1922 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTSCOffset);
1923 }
1924 else
1925 {
1926 /* Fall back to rdtsc emulation as we would otherwise pass decreasing tsc values to the guest. */
1927 LogFlow(("TSC %RX64 offset %RX64 time=%RX64 last=%RX64 (diff=%RX64, virt_tsc=%RX64)\n", u64CurTSC, pVCpu->hwaccm.s.vmx.u64TSCOffset, u64CurTSC + pVCpu->hwaccm.s.vmx.u64TSCOffset, TMCpuTickGetLastSeen(pVCpu), TMCpuTickGetLastSeen(pVCpu) - u64CurTSC - pVCpu->hwaccm.s.vmx.u64TSCOffset, TMCpuTickGet(pVCpu)));
1928 pVCpu->hwaccm.s.vmx.proc_ctls |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT;
1929 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
1930 AssertRC(rc);
1931 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTSCInterceptOverFlow);
1932 }
1933 }
1934 else
1935 {
1936 pVCpu->hwaccm.s.vmx.proc_ctls |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT;
1937 rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
1938 AssertRC(rc);
1939 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTSCIntercept);
1940 }
1941
1942 /* Done with the major changes */
1943 pVCpu->hwaccm.s.fContextUseFlags &= ~HWACCM_CHANGED_ALL_GUEST;
1944
1945 /* Minimal guest state update (esp, eip, eflags mostly) */
1946 VMXR0LoadMinimalGuestState(pVM, pVCpu, pCtx);
1947 return rc;
1948}
1949
1950/**
1951 * Syncs back the guest state
1952 *
1953 * @returns VBox status code.
1954 * @param pVM The VM to operate on.
1955 * @param pVCpu The VMCPU to operate on.
1956 * @param pCtx Guest context
1957 */
1958DECLINLINE(int) VMXR0SaveGuestState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1959{
1960 RTGCUINTREG val, valShadow;
1961 RTGCUINTPTR uInterruptState;
1962 int rc;
1963
1964 /* Let's first sync back eip, esp, and eflags. */
1965 rc = VMXReadCachedVMCS(VMX_VMCS64_GUEST_RIP, &val);
1966 AssertRC(rc);
1967 pCtx->rip = val;
1968 rc = VMXReadCachedVMCS(VMX_VMCS64_GUEST_RSP, &val);
1969 AssertRC(rc);
1970 pCtx->rsp = val;
1971 rc = VMXReadCachedVMCS(VMX_VMCS_GUEST_RFLAGS, &val);
1972 AssertRC(rc);
1973 pCtx->eflags.u32 = val;
1974
1975 /* Take care of instruction fusing (sti, mov ss) */
1976 rc |= VMXReadCachedVMCS(VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE, &val);
1977 uInterruptState = val;
1978 if (uInterruptState != 0)
1979 {
1980 Assert(uInterruptState <= 2); /* only sti & mov ss */
1981 Log(("uInterruptState %x eip=%RGv\n", (uint32_t)uInterruptState, pCtx->rip));
1982 EMSetInhibitInterruptsPC(pVCpu, pCtx->rip);
1983 }
1984 else
1985 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
1986
1987 /* Control registers. */
1988 VMXReadCachedVMCS(VMX_VMCS_CTRL_CR0_READ_SHADOW, &valShadow);
1989 VMXReadCachedVMCS(VMX_VMCS64_GUEST_CR0, &val);
1990 val = (valShadow & pVCpu->hwaccm.s.vmx.cr0_mask) | (val & ~pVCpu->hwaccm.s.vmx.cr0_mask);
1991 CPUMSetGuestCR0(pVCpu, val);
1992
1993 VMXReadCachedVMCS(VMX_VMCS_CTRL_CR4_READ_SHADOW, &valShadow);
1994 VMXReadCachedVMCS(VMX_VMCS64_GUEST_CR4, &val);
1995 val = (valShadow & pVCpu->hwaccm.s.vmx.cr4_mask) | (val & ~pVCpu->hwaccm.s.vmx.cr4_mask);
1996 CPUMSetGuestCR4(pVCpu, val);
1997
1998 /* Note: no reason to sync back the CRx registers. They can't be changed by the guest. */
1999 /* Note: only in the nested paging case can CR3 & CR4 be changed by the guest. */
2000 if ( pVM->hwaccm.s.fNestedPaging
2001 && CPUMIsGuestInPagedProtectedModeEx(pCtx))
2002 {
2003 PVMCSCACHE pCache = &pVCpu->hwaccm.s.vmx.VMCSCache;
2004
2005 /* Can be updated behind our back in the nested paging case. */
2006 CPUMSetGuestCR2(pVCpu, pCache->cr2);
2007
2008 VMXReadCachedVMCS(VMX_VMCS64_GUEST_CR3, &val);
2009
2010 if (val != pCtx->cr3)
2011 {
2012 CPUMSetGuestCR3(pVCpu, val);
2013 PGMUpdateCR3(pVCpu, val);
2014 }
2015 /* Prefetch the four PDPT entries in PAE mode. */
2016 vmxR0PrefetchPAEPdptrs(pVM, pVCpu, pCtx);
2017 }
2018
2019 /* Sync back DR7 here. */
2020 VMXReadCachedVMCS(VMX_VMCS64_GUEST_DR7, &val);
2021 pCtx->dr[7] = val;
2022
2023 /* Guest CPU context: ES, CS, SS, DS, FS, GS. */
2024 VMX_READ_SELREG(ES, es);
2025 VMX_READ_SELREG(SS, ss);
2026 VMX_READ_SELREG(CS, cs);
2027 VMX_READ_SELREG(DS, ds);
2028 VMX_READ_SELREG(FS, fs);
2029 VMX_READ_SELREG(GS, gs);
2030
2031 /*
2032 * System MSRs
2033 */
2034 VMXReadCachedVMCS(VMX_VMCS32_GUEST_SYSENTER_CS, &val);
2035 pCtx->SysEnter.cs = val;
2036 VMXReadCachedVMCS(VMX_VMCS64_GUEST_SYSENTER_EIP, &val);
2037 pCtx->SysEnter.eip = val;
2038 VMXReadCachedVMCS(VMX_VMCS64_GUEST_SYSENTER_ESP, &val);
2039 pCtx->SysEnter.esp = val;
2040
2041 /* Misc. registers; must sync everything otherwise we can get out of sync when jumping to ring 3. */
2042 VMX_READ_SELREG(LDTR, ldtr);
2043
2044 VMXReadCachedVMCS(VMX_VMCS32_GUEST_GDTR_LIMIT, &val);
2045 pCtx->gdtr.cbGdt = val;
2046 VMXReadCachedVMCS(VMX_VMCS64_GUEST_GDTR_BASE, &val);
2047 pCtx->gdtr.pGdt = val;
2048
2049 VMXReadCachedVMCS(VMX_VMCS32_GUEST_IDTR_LIMIT, &val);
2050 pCtx->idtr.cbIdt = val;
2051 VMXReadCachedVMCS(VMX_VMCS64_GUEST_IDTR_BASE, &val);
2052 pCtx->idtr.pIdt = val;
2053
2054 /* Real mode emulation using v86 mode. */
2055 if ( CPUMIsGuestInRealModeEx(pCtx)
2056 && pVM->hwaccm.s.vmx.pRealModeTSS)
2057 {
2058 /* Hide our emulation flags */
2059 pCtx->eflags.Bits.u1VM = 0;
2060
2061 /* Restore original IOPL setting as we always use 0. */
2062 pCtx->eflags.Bits.u2IOPL = pVCpu->hwaccm.s.vmx.RealMode.eflags.Bits.u2IOPL;
2063
2064 /* Force a TR resync every time in case we switch modes. */
2065 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_TR;
2066 }
2067 else
2068 {
2069 /* In real mode we have a fake TSS, so only sync it back when it's supposed to be valid. */
2070 VMX_READ_SELREG(TR, tr);
2071 }
2072
2073#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
2074 /* Save the possibly changed MSRs that we automatically restore and save during a world switch. */
2075 for (unsigned i = 0; i < pVCpu->hwaccm.s.vmx.cCachedMSRs; i++)
2076 {
2077 PVMXMSR pMsr = (PVMXMSR)pVCpu->hwaccm.s.vmx.pGuestMSR;
2078 pMsr += i;
2079
2080 switch (pMsr->u32IndexMSR)
2081 {
2082 case MSR_K8_LSTAR:
2083 pCtx->msrLSTAR = pMsr->u64Value;
2084 break;
2085 case MSR_K6_STAR:
2086 pCtx->msrSTAR = pMsr->u64Value;
2087 break;
2088 case MSR_K8_SF_MASK:
2089 pCtx->msrSFMASK = pMsr->u64Value;
2090 break;
2091 case MSR_K8_KERNEL_GS_BASE:
2092 pCtx->msrKERNELGSBASE = pMsr->u64Value;
2093 break;
2094 case MSR_K6_EFER:
2095 /* EFER can't be changed without causing a VM-exit. */
2096// Assert(pCtx->msrEFER == pMsr->u64Value);
2097 break;
2098 default:
2099 AssertFailed();
2100 return VERR_INTERNAL_ERROR;
2101 }
2102 }
2103#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
2104 return VINF_SUCCESS;
2105}
2106
2107/**
2108 * Dummy placeholder
2109 *
2110 * @param pVM The VM to operate on.
2111 * @param pVCpu The VMCPU to operate on.
2112 */
2113static void vmxR0SetupTLBDummy(PVM pVM, PVMCPU pVCpu)
2114{
2115 NOREF(pVM);
2116 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TLB_FLUSH);
2117 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
2118 pVCpu->hwaccm.s.TlbShootdown.cPages = 0;
2119 return;
2120}
2121
2122/**
2123 * Setup the tagged TLB for EPT
2124 *
2125 * @returns VBox status code.
2126 * @param pVM The VM to operate on.
2127 * @param pVCpu The VMCPU to operate on.
2128 */
2129static void vmxR0SetupTLBEPT(PVM pVM, PVMCPU pVCpu)
2130{
2131 PHWACCM_CPUINFO pCpu;
2132
2133 Assert(pVM->hwaccm.s.fNestedPaging);
2134 Assert(!pVM->hwaccm.s.vmx.fVPID);
2135
2136 /* Deal with tagged TLBs if VPID or EPT is supported. */
2137 pCpu = HWACCMR0GetCurrentCpu();
2138 /* Force a TLB flush for the first world switch if the current cpu differs from the one we ran on last. */
2139 /* Note that this can happen both for start and resume due to long jumps back to ring 3. */
2140 if ( pVCpu->hwaccm.s.idLastCpu != pCpu->idCpu
2141 /* if the tlb flush count has changed, another VM has flushed the TLB of this cpu, so we can't use our current ASID anymore. */
2142 || pVCpu->hwaccm.s.cTLBFlushes != pCpu->cTLBFlushes)
2143 {
2144 /* Force a TLB flush on VM entry. */
2145 pVCpu->hwaccm.s.fForceTLBFlush = true;
2146 }
2147 else
2148 Assert(!pCpu->fFlushTLB);
2149
2150 /* Check for tlb shootdown flushes. */
2151 if (VMCPU_FF_TESTANDCLEAR(pVCpu, VMCPU_FF_TLB_FLUSH))
2152 pVCpu->hwaccm.s.fForceTLBFlush = true;
2153
2154 pVCpu->hwaccm.s.idLastCpu = pCpu->idCpu;
2155 pCpu->fFlushTLB = false;
2156
2157 if (pVCpu->hwaccm.s.fForceTLBFlush)
2158 {
2159 vmxR0FlushEPT(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushContext, 0);
2160 }
2161 else
2162 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_TLB_SHOOTDOWN))
2163 {
2164 /* Deal with pending TLB shootdown actions which were queued when we were not executing code. */
2165 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdown);
2166
2167 for (unsigned i=0;i<pVCpu->hwaccm.s.TlbShootdown.cPages;i++)
2168 {
2169 /* aTlbShootdownPages contains physical addresses in this case. */
2170 vmxR0FlushEPT(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushPage, pVCpu->hwaccm.s.TlbShootdown.aPages[i]);
2171 }
2172 }
2173 pVCpu->hwaccm.s.TlbShootdown.cPages= 0;
2174 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
2175
2176#ifdef VBOX_WITH_STATISTICS
2177 if (pVCpu->hwaccm.s.fForceTLBFlush)
2178 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBWorldSwitch);
2179 else
2180 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatNoFlushTLBWorldSwitch);
2181#endif
2182}
2183
2184#ifdef HWACCM_VTX_WITH_VPID
2185/**
2186 * Setup the tagged TLB for VPID
2187 *
2188 * @returns VBox status code.
2189 * @param pVM The VM to operate on.
2190 * @param pVCpu The VMCPU to operate on.
2191 */
2192static void vmxR0SetupTLBVPID(PVM pVM, PVMCPU pVCpu)
2193{
2194 PHWACCM_CPUINFO pCpu;
2195
2196 Assert(pVM->hwaccm.s.vmx.fVPID);
2197 Assert(!pVM->hwaccm.s.fNestedPaging);
2198
2199 /* Deal with tagged TLBs if VPID or EPT is supported. */
2200 pCpu = HWACCMR0GetCurrentCpu();
2201 /* Force a TLB flush for the first world switch if the current cpu differs from the one we ran on last. */
2202 /* Note that this can happen both for start and resume due to long jumps back to ring 3. */
2203 if ( pVCpu->hwaccm.s.idLastCpu != pCpu->idCpu
2204 /* if the tlb flush count has changed, another VM has flushed the TLB of this cpu, so we can't use our current ASID anymore. */
2205 || pVCpu->hwaccm.s.cTLBFlushes != pCpu->cTLBFlushes)
2206 {
2207 /* Force a TLB flush on VM entry. */
2208 pVCpu->hwaccm.s.fForceTLBFlush = true;
2209 }
2210 else
2211 Assert(!pCpu->fFlushTLB);
2212
2213 pVCpu->hwaccm.s.idLastCpu = pCpu->idCpu;
2214
2215 /* Check for tlb shootdown flushes. */
2216 if (VMCPU_FF_TESTANDCLEAR(pVCpu, VMCPU_FF_TLB_FLUSH))
2217 pVCpu->hwaccm.s.fForceTLBFlush = true;
2218
2219 /* Make sure we flush the TLB when required. Switch ASID to achieve the same thing, but without actually flushing the whole TLB (which is expensive). */
2220 if (pVCpu->hwaccm.s.fForceTLBFlush)
2221 {
2222 if ( ++pCpu->uCurrentASID >= pVM->hwaccm.s.uMaxASID
2223 || pCpu->fFlushTLB)
2224 {
2225 pCpu->fFlushTLB = false;
2226 pCpu->uCurrentASID = 1; /* start at 1; host uses 0 */
2227 pCpu->cTLBFlushes++;
2228 vmxR0FlushVPID(pVM, pVCpu, VMX_FLUSH_ALL_CONTEXTS, 0);
2229 }
2230 else
2231 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushASID);
2232
2233 pVCpu->hwaccm.s.fForceTLBFlush = false;
2234 pVCpu->hwaccm.s.cTLBFlushes = pCpu->cTLBFlushes;
2235 pVCpu->hwaccm.s.uCurrentASID = pCpu->uCurrentASID;
2236 }
2237 else
2238 {
2239 Assert(!pCpu->fFlushTLB);
2240 Assert(pVCpu->hwaccm.s.uCurrentASID && pCpu->uCurrentASID);
2241
2242 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_TLB_SHOOTDOWN))
2243 {
2244 /* Deal with pending TLB shootdown actions which were queued when we were not executing code. */
2245 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdown);
2246 for (unsigned i=0;i<pVCpu->hwaccm.s.TlbShootdown.cPages;i++)
2247 vmxR0FlushVPID(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushPage, pVCpu->hwaccm.s.TlbShootdown.aPages[i]);
2248 }
2249 }
2250 pVCpu->hwaccm.s.TlbShootdown.cPages = 0;
2251 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
2252
2253 AssertMsg(pVCpu->hwaccm.s.cTLBFlushes == pCpu->cTLBFlushes, ("Flush count mismatch for cpu %d (%x vs %x)\n", pCpu->idCpu, pVCpu->hwaccm.s.cTLBFlushes, pCpu->cTLBFlushes));
2254 AssertMsg(pCpu->uCurrentASID >= 1 && pCpu->uCurrentASID < pVM->hwaccm.s.uMaxASID, ("cpu%d uCurrentASID = %x\n", pCpu->idCpu, pCpu->uCurrentASID));
2255 AssertMsg(pVCpu->hwaccm.s.uCurrentASID >= 1 && pVCpu->hwaccm.s.uCurrentASID < pVM->hwaccm.s.uMaxASID, ("cpu%d VM uCurrentASID = %x\n", pCpu->idCpu, pVCpu->hwaccm.s.uCurrentASID));
2256
2257 int rc = VMXWriteVMCS(VMX_VMCS16_GUEST_FIELD_VPID, pVCpu->hwaccm.s.uCurrentASID);
2258 AssertRC(rc);
2259
2260 if (pVCpu->hwaccm.s.fForceTLBFlush)
2261 vmxR0FlushVPID(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushContext, 0);
2262
2263#ifdef VBOX_WITH_STATISTICS
2264 if (pVCpu->hwaccm.s.fForceTLBFlush)
2265 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBWorldSwitch);
2266 else
2267 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatNoFlushTLBWorldSwitch);
2268#endif
2269}
2270#endif /* HWACCM_VTX_WITH_VPID */
2271
2272/**
2273 * Runs guest code in a VT-x VM.
2274 *
2275 * @returns VBox status code.
2276 * @param pVM The VM to operate on.
2277 * @param pVCpu The VMCPU to operate on.
2278 * @param pCtx Guest context
2279 */
2280VMMR0DECL(int) VMXR0RunGuestCode(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2281{
2282 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatEntry, x);
2283 STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hwaccm.s.StatExit1);
2284 STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hwaccm.s.StatExit2);
2285
2286 VBOXSTRICTRC rc = VINF_SUCCESS;
2287 int rc2;
2288 RTGCUINTREG val;
2289 RTGCUINTREG exitReason = (RTGCUINTREG)VMX_EXIT_INVALID;
2290 RTGCUINTREG instrError, cbInstr;
2291 RTGCUINTPTR exitQualification = 0;
2292 RTGCUINTPTR intInfo = 0; /* shut up buggy gcc 4 */
2293 RTGCUINTPTR errCode, instrInfo;
2294 bool fSetupTPRCaching = false;
2295 uint64_t u64OldLSTAR = 0;
2296 uint8_t u8LastTPR = 0;
2297 RTCCUINTREG uOldEFlags = ~(RTCCUINTREG)0;
2298 unsigned cResume = 0;
2299#ifdef VBOX_STRICT
2300 RTCPUID idCpuCheck;
2301 bool fWasInLongMode = false;
2302#endif
2303#ifdef VBOX_HIGH_RES_TIMERS_HACK_IN_RING0
2304 uint64_t u64LastTime = RTTimeMilliTS();
2305#endif
2306
2307 Assert(!(pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC) || (pVCpu->hwaccm.s.vmx.pVAPIC && pVM->hwaccm.s.vmx.pAPIC));
2308
2309 /* Check if we need to use TPR shadowing. */
2310 if ( CPUMIsGuestInLongModeEx(pCtx)
2311 || ( ((pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC) || pVM->hwaccm.s.fTRPPatchingAllowed)
2312 && pVM->hwaccm.s.fHasIoApic)
2313 )
2314 {
2315 fSetupTPRCaching = true;
2316 }
2317
2318 Log2(("\nE"));
2319
2320#ifdef VBOX_STRICT
2321 {
2322 RTCCUINTREG val2;
2323
2324 rc2 = VMXReadVMCS(VMX_VMCS_CTRL_PIN_EXEC_CONTROLS, &val2);
2325 AssertRC(rc2);
2326 Log2(("VMX_VMCS_CTRL_PIN_EXEC_CONTROLS = %08x\n", val2));
2327
2328 /* allowed zero */
2329 if ((val2 & pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.disallowed0) != pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.disallowed0)
2330 Log(("Invalid VMX_VMCS_CTRL_PIN_EXEC_CONTROLS: zero\n"));
2331
2332 /* allowed one */
2333 if ((val2 & ~pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.allowed1) != 0)
2334 Log(("Invalid VMX_VMCS_CTRL_PIN_EXEC_CONTROLS: one\n"));
2335
2336 rc2 = VMXReadVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, &val2);
2337 AssertRC(rc2);
2338 Log2(("VMX_VMCS_CTRL_PROC_EXEC_CONTROLS = %08x\n", val2));
2339
2340 /* Must be set according to the MSR, but can be cleared in case of EPT. */
2341 if (pVM->hwaccm.s.fNestedPaging)
2342 val2 |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT
2343 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT
2344 | VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT;
2345
2346 /* allowed zero */
2347 if ((val2 & pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.disallowed0) != pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.disallowed0)
2348 Log(("Invalid VMX_VMCS_CTRL_PROC_EXEC_CONTROLS: zero\n"));
2349
2350 /* allowed one */
2351 if ((val2 & ~pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1) != 0)
2352 Log(("Invalid VMX_VMCS_CTRL_PROC_EXEC_CONTROLS: one\n"));
2353
2354 rc2 = VMXReadVMCS(VMX_VMCS_CTRL_ENTRY_CONTROLS, &val2);
2355 AssertRC(rc2);
2356 Log2(("VMX_VMCS_CTRL_ENTRY_CONTROLS = %08x\n", val2));
2357
2358 /* allowed zero */
2359 if ((val2 & pVM->hwaccm.s.vmx.msr.vmx_entry.n.disallowed0) != pVM->hwaccm.s.vmx.msr.vmx_entry.n.disallowed0)
2360 Log(("Invalid VMX_VMCS_CTRL_ENTRY_CONTROLS: zero\n"));
2361
2362 /* allowed one */
2363 if ((val2 & ~pVM->hwaccm.s.vmx.msr.vmx_entry.n.allowed1) != 0)
2364 Log(("Invalid VMX_VMCS_CTRL_ENTRY_CONTROLS: one\n"));
2365
2366 rc2 = VMXReadVMCS(VMX_VMCS_CTRL_EXIT_CONTROLS, &val2);
2367 AssertRC(rc2);
2368 Log2(("VMX_VMCS_CTRL_EXIT_CONTROLS = %08x\n", val2));
2369
2370 /* allowed zero */
2371 if ((val2 & pVM->hwaccm.s.vmx.msr.vmx_exit.n.disallowed0) != pVM->hwaccm.s.vmx.msr.vmx_exit.n.disallowed0)
2372 Log(("Invalid VMX_VMCS_CTRL_EXIT_CONTROLS: zero\n"));
2373
2374 /* allowed one */
2375 if ((val2 & ~pVM->hwaccm.s.vmx.msr.vmx_exit.n.allowed1) != 0)
2376 Log(("Invalid VMX_VMCS_CTRL_EXIT_CONTROLS: one\n"));
2377 }
2378 fWasInLongMode = CPUMIsGuestInLongModeEx(pCtx);
2379#endif /* VBOX_STRICT */
2380
2381#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2382 pVCpu->hwaccm.s.vmx.VMCSCache.u64TimeEntry = RTTimeNanoTS();
2383#endif
2384
2385 /* We can jump to this point to resume execution after determining that a VM-exit is innocent.
2386 */
2387ResumeExecution:
2388 if (!STAM_REL_PROFILE_ADV_IS_RUNNING(&pVCpu->hwaccm.s.StatEntry))
2389 STAM_REL_PROFILE_ADV_STOP_START(&pVCpu->hwaccm.s.StatExit2, &pVCpu->hwaccm.s.StatEntry, x);
2390 AssertMsg(pVCpu->hwaccm.s.idEnteredCpu == RTMpCpuId(),
2391 ("Expected %d, I'm %d; cResume=%d exitReason=%RGv exitQualification=%RGv\n",
2392 (int)pVCpu->hwaccm.s.idEnteredCpu, (int)RTMpCpuId(), cResume, exitReason, exitQualification));
2393 Assert(!HWACCMR0SuspendPending());
2394 /* Not allowed to switch modes without reloading the host state (32->64 switcher)!! */
2395 Assert(fWasInLongMode == CPUMIsGuestInLongModeEx(pCtx));
2396
2397 /* Safety precaution; looping for too long here can have a very bad effect on the host */
2398 if (RT_UNLIKELY(++cResume > pVM->hwaccm.s.cMaxResumeLoops))
2399 {
2400 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitMaxResume);
2401 rc = VINF_EM_RAW_INTERRUPT;
2402 goto end;
2403 }
2404
2405 /* Check for irq inhibition due to instruction fusing (sti, mov ss). */
2406 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS))
2407 {
2408 Log(("VM_FF_INHIBIT_INTERRUPTS at %RGv successor %RGv\n", (RTGCPTR)pCtx->rip, EMGetInhibitInterruptsPC(pVCpu)));
2409 if (pCtx->rip != EMGetInhibitInterruptsPC(pVCpu))
2410 {
2411 /* Note: we intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here.
2412 * Before we are able to execute this instruction in raw mode (iret to guest code) an external interrupt might
2413 * force a world switch again. Possibly allowing a guest interrupt to be dispatched in the process. This could
2414 * break the guest. Sounds very unlikely, but such timing sensitive problems are not as rare as you might think.
2415 */
2416 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
2417 /* Irq inhibition is no longer active; clear the corresponding VMX state. */
2418 rc2 = VMXWriteVMCS(VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE, 0);
2419 AssertRC(rc2);
2420 }
2421 }
2422 else
2423 {
2424 /* Irq inhibition is no longer active; clear the corresponding VMX state. */
2425 rc2 = VMXWriteVMCS(VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE, 0);
2426 AssertRC(rc2);
2427 }
2428
2429#ifdef VBOX_HIGH_RES_TIMERS_HACK_IN_RING0
2430 if (RT_UNLIKELY((cResume & 0xf) == 0))
2431 {
2432 uint64_t u64CurTime = RTTimeMilliTS();
2433
2434 if (RT_UNLIKELY(u64CurTime > u64LastTime))
2435 {
2436 u64LastTime = u64CurTime;
2437 TMTimerPollVoid(pVM, pVCpu);
2438 }
2439 }
2440#endif
2441
2442 /* Check for pending actions that force us to go back to ring 3. */
2443 if ( VM_FF_ISPENDING(pVM, VM_FF_HWACCM_TO_R3_MASK | VM_FF_REQUEST | VM_FF_PGM_POOL_FLUSH_PENDING | VM_FF_PDM_DMA)
2444 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HWACCM_TO_R3_MASK | VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL | VMCPU_FF_REQUEST))
2445 {
2446 /* Check if a sync operation is pending. */
2447 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL))
2448 {
2449 rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
2450 if (rc != VINF_SUCCESS)
2451 {
2452 AssertRC(VBOXSTRICTRC_VAL(rc));
2453 Log(("Pending pool sync is forcing us back to ring 3; rc=%d\n", VBOXSTRICTRC_VAL(rc)));
2454 goto end;
2455 }
2456 }
2457
2458#ifdef DEBUG
2459 /* Intercept X86_XCPT_DB if stepping is enabled */
2460 if (!DBGFIsStepping(pVCpu))
2461#endif
2462 {
2463 if ( VM_FF_ISPENDING(pVM, VM_FF_HWACCM_TO_R3_MASK)
2464 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HWACCM_TO_R3_MASK))
2465 {
2466 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatSwitchToR3);
2467 rc = RT_UNLIKELY(VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY)) ? VINF_EM_NO_MEMORY : VINF_EM_RAW_TO_R3;
2468 goto end;
2469 }
2470 }
2471
2472 /* Pending request packets might contain actions that need immediate attention, such as pending hardware interrupts. */
2473 if ( VM_FF_ISPENDING(pVM, VM_FF_REQUEST)
2474 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_REQUEST))
2475 {
2476 rc = VINF_EM_PENDING_REQUEST;
2477 goto end;
2478 }
2479
2480 /* Check if a pgm pool flush is in progress. */
2481 if (VM_FF_ISPENDING(pVM, VM_FF_PGM_POOL_FLUSH_PENDING))
2482 {
2483 rc = VINF_PGM_POOL_FLUSH_PENDING;
2484 goto end;
2485 }
2486
2487 /* Check if DMA work is pending (2nd+ run). */
2488 if (VM_FF_ISPENDING(pVM, VM_FF_PDM_DMA) && cResume > 1)
2489 {
2490 rc = VINF_EM_RAW_TO_R3;
2491 goto end;
2492 }
2493 }
2494
2495#ifdef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
2496 /*
2497 * Exit to ring-3 preemption/work is pending.
2498 *
2499 * Interrupts are disabled before the call to make sure we don't miss any interrupt
2500 * that would flag preemption (IPI, timer tick, ++). (Would've been nice to do this
2501 * further down, but VMXR0CheckPendingInterrupt makes that impossible.)
2502 *
2503 * Note! Interrupts must be disabled done *before* we check for TLB flushes; TLB
2504 * shootdowns rely on this.
2505 */
2506 uOldEFlags = ASMIntDisableFlags();
2507 if (RTThreadPreemptIsPending(NIL_RTTHREAD))
2508 {
2509 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitPreemptPending);
2510 rc = VINF_EM_RAW_INTERRUPT;
2511 goto end;
2512 }
2513 VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED_EXEC);
2514#endif
2515
2516 /* When external interrupts are pending, we should exit the VM when IF is set. */
2517 /* Note! *After* VM_FF_INHIBIT_INTERRUPTS check!!! */
2518 rc = VMXR0CheckPendingInterrupt(pVM, pVCpu, pCtx);
2519 if (RT_FAILURE(rc))
2520 goto end;
2521
2522 /** @todo check timers?? */
2523
2524 /* TPR caching using CR8 is only available in 64 bits mode */
2525 /* Note the 32 bits exception for AMD (X86_CPUID_AMD_FEATURE_ECX_CR8L), but that appears missing in Intel CPUs */
2526 /* Note: we can't do this in LoadGuestState as PDMApicGetTPR can jump back to ring 3 (lock)!!!!! (no longer true) */
2527 /**
2528 * @todo query and update the TPR only when it could have been changed (mmio access & wrmsr (x2apic))
2529 */
2530 if (fSetupTPRCaching)
2531 {
2532 /* TPR caching in CR8 */
2533 bool fPending;
2534
2535 rc2 = PDMApicGetTPR(pVCpu, &u8LastTPR, &fPending);
2536 AssertRC(rc2);
2537 /* The TPR can be found at offset 0x80 in the APIC mmio page. */
2538 pVCpu->hwaccm.s.vmx.pVAPIC[0x80] = u8LastTPR;
2539
2540 /* Two options here:
2541 * - external interrupt pending, but masked by the TPR value.
2542 * -> a CR8 update that lower the current TPR value should cause an exit
2543 * - no pending interrupts
2544 * -> We don't need to be explicitely notified. There are enough world switches for detecting pending interrupts.
2545 */
2546 rc = VMXWriteVMCS(VMX_VMCS_CTRL_TPR_THRESHOLD, (fPending) ? (u8LastTPR >> 4) : 0); /* cr8 bits 3-0 correspond to bits 7-4 of the task priority mmio register. */
2547 AssertRC(VBOXSTRICTRC_VAL(rc));
2548
2549 if (pVM->hwaccm.s.fTPRPatchingActive)
2550 {
2551 Assert(!CPUMIsGuestInLongModeEx(pCtx));
2552 /* Our patch code uses LSTAR for TPR caching. */
2553 pCtx->msrLSTAR = u8LastTPR;
2554
2555 if (fPending)
2556 {
2557 /* A TPR change could activate a pending interrupt, so catch lstar writes. */
2558 vmxR0SetMSRPermission(pVCpu, MSR_K8_LSTAR, true, false);
2559 }
2560 else
2561 {
2562 /* No interrupts are pending, so we don't need to be explicitely notified.
2563 * There are enough world switches for detecting pending interrupts.
2564 */
2565 vmxR0SetMSRPermission(pVCpu, MSR_K8_LSTAR, true, true);
2566 }
2567 }
2568 }
2569
2570#if defined(HWACCM_VTX_WITH_EPT) && defined(LOG_ENABLED)
2571 if ( pVM->hwaccm.s.fNestedPaging
2572# ifdef HWACCM_VTX_WITH_VPID
2573 || pVM->hwaccm.s.vmx.fVPID
2574# endif /* HWACCM_VTX_WITH_VPID */
2575 )
2576 {
2577 PHWACCM_CPUINFO pCpu;
2578
2579 pCpu = HWACCMR0GetCurrentCpu();
2580 if ( pVCpu->hwaccm.s.idLastCpu != pCpu->idCpu
2581 || pVCpu->hwaccm.s.cTLBFlushes != pCpu->cTLBFlushes)
2582 {
2583 if (pVCpu->hwaccm.s.idLastCpu != pCpu->idCpu)
2584 LogFlow(("Force TLB flush due to rescheduling to a different cpu (%d vs %d)\n", pVCpu->hwaccm.s.idLastCpu, pCpu->idCpu));
2585 else
2586 LogFlow(("Force TLB flush due to changed TLB flush count (%x vs %x)\n", pVCpu->hwaccm.s.cTLBFlushes, pCpu->cTLBFlushes));
2587 }
2588 if (pCpu->fFlushTLB)
2589 LogFlow(("Force TLB flush: first time cpu %d is used -> flush\n", pCpu->idCpu));
2590 else
2591 if (pVCpu->hwaccm.s.fForceTLBFlush)
2592 LogFlow(("Manual TLB flush\n"));
2593 }
2594#endif
2595#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
2596 PGMRZDynMapFlushAutoSet(pVCpu);
2597#endif
2598
2599 /*
2600 * NOTE: DO NOT DO ANYTHING AFTER THIS POINT THAT MIGHT JUMP BACK TO RING 3!
2601 * (until the actual world switch)
2602 */
2603#ifdef VBOX_STRICT
2604 idCpuCheck = RTMpCpuId();
2605#endif
2606#ifdef LOG_ENABLED
2607 VMMR0LogFlushDisable(pVCpu);
2608#endif
2609 /* Save the host state first. */
2610 if (pVCpu->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_HOST_CONTEXT)
2611 {
2612 rc = VMXR0SaveHostState(pVM, pVCpu);
2613 if (RT_UNLIKELY(rc != VINF_SUCCESS))
2614 {
2615 VMMR0LogFlushEnable(pVCpu);
2616 goto end;
2617 }
2618 }
2619
2620 /* Load the guest state */
2621 if (!pVCpu->hwaccm.s.fContextUseFlags)
2622 {
2623 VMXR0LoadMinimalGuestState(pVM, pVCpu, pCtx);
2624 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatLoadMinimal);
2625 }
2626 else
2627 {
2628 rc = VMXR0LoadGuestState(pVM, pVCpu, pCtx);
2629 if (RT_UNLIKELY(rc != VINF_SUCCESS))
2630 {
2631 VMMR0LogFlushEnable(pVCpu);
2632 goto end;
2633 }
2634 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatLoadFull);
2635 }
2636
2637#ifndef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
2638 /* Disable interrupts to make sure a poke will interrupt execution.
2639 * This must be done *before* we check for TLB flushes; TLB shootdowns rely on this.
2640 */
2641 uOldEFlags = ASMIntDisableFlags();
2642 VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED_EXEC);
2643#endif
2644
2645 /* Non-register state Guest Context */
2646 /** @todo change me according to cpu state */
2647 rc2 = VMXWriteVMCS(VMX_VMCS32_GUEST_ACTIVITY_STATE, VMX_CMS_GUEST_ACTIVITY_ACTIVE);
2648 AssertRC(rc2);
2649
2650 /** Set TLB flush state as checked until we return from the world switch. */
2651 ASMAtomicWriteU8(&pVCpu->hwaccm.s.fCheckedTLBFlush, true);
2652 /* Deal with tagged TLB setup and invalidation. */
2653 pVM->hwaccm.s.vmx.pfnSetupTaggedTLB(pVM, pVCpu);
2654
2655 /* Manual save and restore:
2656 * - General purpose registers except RIP, RSP
2657 *
2658 * Trashed:
2659 * - CR2 (we don't care)
2660 * - LDTR (reset to 0)
2661 * - DRx (presumably not changed at all)
2662 * - DR7 (reset to 0x400)
2663 * - EFLAGS (reset to RT_BIT(1); not relevant)
2664 *
2665 */
2666
2667 /* All done! Let's start VM execution. */
2668 STAM_PROFILE_ADV_STOP_START(&pVCpu->hwaccm.s.StatEntry, &pVCpu->hwaccm.s.StatInGC, x);
2669 Assert(idCpuCheck == RTMpCpuId());
2670
2671#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2672 pVCpu->hwaccm.s.vmx.VMCSCache.cResume = cResume;
2673 pVCpu->hwaccm.s.vmx.VMCSCache.u64TimeSwitch = RTTimeNanoTS();
2674#endif
2675
2676 /* Save the current TPR value in the LSTAR msr so our patches can access it. */
2677 if (pVM->hwaccm.s.fTPRPatchingActive)
2678 {
2679 Assert(pVM->hwaccm.s.fTPRPatchingActive);
2680 u64OldLSTAR = ASMRdMsr(MSR_K8_LSTAR);
2681 ASMWrMsr(MSR_K8_LSTAR, u8LastTPR);
2682 }
2683
2684 TMNotifyStartOfExecution(pVCpu);
2685#ifdef VBOX_WITH_KERNEL_USING_XMM
2686 rc = hwaccmR0VMXStartVMWrapXMM(pVCpu->hwaccm.s.fResumeVM, pCtx, &pVCpu->hwaccm.s.vmx.VMCSCache, pVM, pVCpu, pVCpu->hwaccm.s.vmx.pfnStartVM);
2687#else
2688 rc = pVCpu->hwaccm.s.vmx.pfnStartVM(pVCpu->hwaccm.s.fResumeVM, pCtx, &pVCpu->hwaccm.s.vmx.VMCSCache, pVM, pVCpu);
2689#endif
2690 ASMAtomicWriteU8(&pVCpu->hwaccm.s.fCheckedTLBFlush, false);
2691 ASMAtomicIncU32(&pVCpu->hwaccm.s.cWorldSwitchExit);
2692 /* Possibly the last TSC value seen by the guest (too high) (only when we're in tsc offset mode). */
2693 if (!(pVCpu->hwaccm.s.vmx.proc_ctls & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT))
2694 TMCpuTickSetLastSeen(pVCpu, ASMReadTSC() + pVCpu->hwaccm.s.vmx.u64TSCOffset - 0x400 /* guestimate of world switch overhead in clock ticks */);
2695
2696 TMNotifyEndOfExecution(pVCpu);
2697 VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED);
2698 Assert(!(ASMGetFlags() & X86_EFL_IF));
2699
2700 /* Restore the host LSTAR msr if the guest could have changed it. */
2701 if (pVM->hwaccm.s.fTPRPatchingActive)
2702 {
2703 Assert(pVM->hwaccm.s.fTPRPatchingActive);
2704 pVCpu->hwaccm.s.vmx.pVAPIC[0x80] = pCtx->msrLSTAR = ASMRdMsr(MSR_K8_LSTAR);
2705 ASMWrMsr(MSR_K8_LSTAR, u64OldLSTAR);
2706 }
2707
2708 STAM_PROFILE_ADV_STOP_START(&pVCpu->hwaccm.s.StatInGC, &pVCpu->hwaccm.s.StatExit1, x);
2709 ASMSetFlags(uOldEFlags);
2710#ifdef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
2711 uOldEFlags = ~(RTCCUINTREG)0;
2712#endif
2713
2714 AssertMsg(!pVCpu->hwaccm.s.vmx.VMCSCache.Write.cValidEntries, ("pVCpu->hwaccm.s.vmx.VMCSCache.Write.cValidEntries=%d\n", pVCpu->hwaccm.s.vmx.VMCSCache.Write.cValidEntries));
2715
2716 /* In case we execute a goto ResumeExecution later on. */
2717 pVCpu->hwaccm.s.fResumeVM = true;
2718 pVCpu->hwaccm.s.fForceTLBFlush = false;
2719
2720 /*
2721 * !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
2722 * IMPORTANT: WE CAN'T DO ANY LOGGING OR OPERATIONS THAT CAN DO A LONGJMP BACK TO RING 3 *BEFORE* WE'VE SYNCED BACK (MOST OF) THE GUEST STATE
2723 * !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
2724 */
2725
2726 if (RT_UNLIKELY(rc != VINF_SUCCESS))
2727 {
2728 VMXR0ReportWorldSwitchError(pVM, pVCpu, rc, pCtx);
2729 VMMR0LogFlushEnable(pVCpu);
2730 goto end;
2731 }
2732
2733 /* Success. Query the guest state and figure out what has happened. */
2734
2735 /* Investigate why there was a VM-exit. */
2736 rc2 = VMXReadCachedVMCS(VMX_VMCS32_RO_EXIT_REASON, &exitReason);
2737 STAM_COUNTER_INC(&pVCpu->hwaccm.s.paStatExitReasonR0[exitReason & MASK_EXITREASON_STAT]);
2738
2739 exitReason &= 0xffff; /* bit 0-15 contain the exit code. */
2740 rc2 |= VMXReadCachedVMCS(VMX_VMCS32_RO_VM_INSTR_ERROR, &instrError);
2741 rc2 |= VMXReadCachedVMCS(VMX_VMCS32_RO_EXIT_INSTR_LENGTH, &cbInstr);
2742 rc2 |= VMXReadCachedVMCS(VMX_VMCS32_RO_EXIT_INTERRUPTION_INFO, &intInfo);
2743 /* might not be valid; depends on VMX_EXIT_INTERRUPTION_INFO_ERROR_CODE_IS_VALID. */
2744 rc2 |= VMXReadCachedVMCS(VMX_VMCS32_RO_EXIT_INTERRUPTION_ERRCODE, &errCode);
2745 rc2 |= VMXReadCachedVMCS(VMX_VMCS32_RO_EXIT_INSTR_INFO, &instrInfo);
2746 rc2 |= VMXReadCachedVMCS(VMX_VMCS_RO_EXIT_QUALIFICATION, &exitQualification);
2747 AssertRC(rc2);
2748
2749 /* Sync back the guest state */
2750 rc2 = VMXR0SaveGuestState(pVM, pVCpu, pCtx);
2751 AssertRC(rc2);
2752
2753 /* Note! NOW IT'S SAFE FOR LOGGING! */
2754 VMMR0LogFlushEnable(pVCpu);
2755 Log2(("Raw exit reason %08x\n", exitReason));
2756
2757 /* Check if an injected event was interrupted prematurely. */
2758 rc2 = VMXReadCachedVMCS(VMX_VMCS32_RO_IDT_INFO, &val);
2759 AssertRC(rc2);
2760 pVCpu->hwaccm.s.Event.intInfo = VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(val);
2761 if ( VMX_EXIT_INTERRUPTION_INFO_VALID(pVCpu->hwaccm.s.Event.intInfo)
2762 /* Ignore 'int xx' as they'll be restarted anyway. */
2763 && VMX_EXIT_INTERRUPTION_INFO_TYPE(pVCpu->hwaccm.s.Event.intInfo) != VMX_EXIT_INTERRUPTION_INFO_TYPE_SW
2764 /* Ignore software exceptions (such as int3) as they'll reoccur when we restart the instruction anyway. */
2765 && VMX_EXIT_INTERRUPTION_INFO_TYPE(pVCpu->hwaccm.s.Event.intInfo) != VMX_EXIT_INTERRUPTION_INFO_TYPE_SWEXCPT)
2766 {
2767 Assert(!pVCpu->hwaccm.s.Event.fPending);
2768 pVCpu->hwaccm.s.Event.fPending = true;
2769 /* Error code present? */
2770 if (VMX_EXIT_INTERRUPTION_INFO_ERROR_CODE_IS_VALID(pVCpu->hwaccm.s.Event.intInfo))
2771 {
2772 rc2 = VMXReadCachedVMCS(VMX_VMCS32_RO_IDT_ERRCODE, &val);
2773 AssertRC(rc2);
2774 pVCpu->hwaccm.s.Event.errCode = val;
2775 Log(("Pending inject %RX64 at %RGv exit=%08x intInfo=%08x exitQualification=%RGv pending error=%RX64\n", pVCpu->hwaccm.s.Event.intInfo, (RTGCPTR)pCtx->rip, exitReason, intInfo, exitQualification, val));
2776 }
2777 else
2778 {
2779 Log(("Pending inject %RX64 at %RGv exit=%08x intInfo=%08x exitQualification=%RGv\n", pVCpu->hwaccm.s.Event.intInfo, (RTGCPTR)pCtx->rip, exitReason, intInfo, exitQualification));
2780 pVCpu->hwaccm.s.Event.errCode = 0;
2781 }
2782 }
2783#ifdef VBOX_STRICT
2784 else
2785 if ( VMX_EXIT_INTERRUPTION_INFO_VALID(pVCpu->hwaccm.s.Event.intInfo)
2786 /* Ignore software exceptions (such as int3) as they're reoccur when we restart the instruction anyway. */
2787 && VMX_EXIT_INTERRUPTION_INFO_TYPE(pVCpu->hwaccm.s.Event.intInfo) == VMX_EXIT_INTERRUPTION_INFO_TYPE_SWEXCPT)
2788 {
2789 Log(("Ignore pending inject %RX64 at %RGv exit=%08x intInfo=%08x exitQualification=%RGv\n", pVCpu->hwaccm.s.Event.intInfo, (RTGCPTR)pCtx->rip, exitReason, intInfo, exitQualification));
2790 }
2791
2792 if (exitReason == VMX_EXIT_ERR_INVALID_GUEST_STATE)
2793 HWACCMDumpRegs(pVM, pVCpu, pCtx);
2794#endif
2795
2796 Log2(("E%d: New EIP=%x:%RGv\n", (uint32_t)exitReason, pCtx->cs, (RTGCPTR)pCtx->rip));
2797 Log2(("Exit reason %d, exitQualification %RGv\n", (uint32_t)exitReason, exitQualification));
2798 Log2(("instrInfo=%d instrError=%d instr length=%d\n", (uint32_t)instrInfo, (uint32_t)instrError, (uint32_t)cbInstr));
2799 Log2(("Interruption error code %d\n", (uint32_t)errCode));
2800 Log2(("IntInfo = %08x\n", (uint32_t)intInfo));
2801
2802 /* Sync back the TPR if it was changed. */
2803 if ( fSetupTPRCaching
2804 && u8LastTPR != pVCpu->hwaccm.s.vmx.pVAPIC[0x80])
2805 {
2806 rc2 = PDMApicSetTPR(pVCpu, pVCpu->hwaccm.s.vmx.pVAPIC[0x80]);
2807 AssertRC(rc2);
2808 }
2809
2810 STAM_PROFILE_ADV_STOP_START(&pVCpu->hwaccm.s.StatExit1, &pVCpu->hwaccm.s.StatExit2, x);
2811
2812 /* Some cases don't need a complete resync of the guest CPU state; handle them here. */
2813 Assert(rc == VINF_SUCCESS); /* might consider VERR_IPE_UNINITIALIZED_STATUS here later... */
2814 switch (exitReason)
2815 {
2816 case VMX_EXIT_EXCEPTION: /* 0 Exception or non-maskable interrupt (NMI). */
2817 case VMX_EXIT_EXTERNAL_IRQ: /* 1 External interrupt. */
2818 {
2819 uint32_t vector = VMX_EXIT_INTERRUPTION_INFO_VECTOR(intInfo);
2820
2821 if (!VMX_EXIT_INTERRUPTION_INFO_VALID(intInfo))
2822 {
2823 Assert(exitReason == VMX_EXIT_EXTERNAL_IRQ);
2824#if 0 //def VBOX_WITH_VMMR0_DISABLE_PREEMPTION
2825 if ( RTThreadPreemptIsPendingTrusty()
2826 && !RTThreadPreemptIsPending(NIL_RTTHREAD))
2827 goto ResumeExecution;
2828#endif
2829 /* External interrupt; leave to allow it to be dispatched again. */
2830 rc = VINF_EM_RAW_INTERRUPT;
2831 break;
2832 }
2833 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2834 switch (VMX_EXIT_INTERRUPTION_INFO_TYPE(intInfo))
2835 {
2836 case VMX_EXIT_INTERRUPTION_INFO_TYPE_NMI: /* Non-maskable interrupt. */
2837 /* External interrupt; leave to allow it to be dispatched again. */
2838 rc = VINF_EM_RAW_INTERRUPT;
2839 break;
2840
2841 case VMX_EXIT_INTERRUPTION_INFO_TYPE_EXT: /* External hardware interrupt. */
2842 AssertFailed(); /* can't come here; fails the first check. */
2843 break;
2844
2845 case VMX_EXIT_INTERRUPTION_INFO_TYPE_DBEXCPT: /* Unknown why we get this type for #DB */
2846 case VMX_EXIT_INTERRUPTION_INFO_TYPE_SWEXCPT: /* Software exception. (#BP or #OF) */
2847 Assert(vector == 1 || vector == 3 || vector == 4);
2848 /* no break */
2849 case VMX_EXIT_INTERRUPTION_INFO_TYPE_HWEXCPT: /* Hardware exception. */
2850 Log2(("Hardware/software interrupt %d\n", vector));
2851 switch (vector)
2852 {
2853 case X86_XCPT_NM:
2854 {
2855 Log(("#NM fault at %RGv error code %x\n", (RTGCPTR)pCtx->rip, errCode));
2856
2857 /** @todo don't intercept #NM exceptions anymore when we've activated the guest FPU state. */
2858 /* If we sync the FPU/XMM state on-demand, then we can continue execution as if nothing has happened. */
2859 rc = CPUMR0LoadGuestFPU(pVM, pVCpu, pCtx);
2860 if (rc == VINF_SUCCESS)
2861 {
2862 Assert(CPUMIsGuestFPUStateActive(pVCpu));
2863
2864 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitShadowNM);
2865
2866 /* Continue execution. */
2867 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR0;
2868
2869 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2870 goto ResumeExecution;
2871 }
2872
2873 Log(("Forward #NM fault to the guest\n"));
2874 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestNM);
2875 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, 0);
2876 AssertRC(rc2);
2877 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2878 goto ResumeExecution;
2879 }
2880
2881 case X86_XCPT_PF: /* Page fault */
2882 {
2883#ifdef DEBUG
2884 if (pVM->hwaccm.s.fNestedPaging)
2885 { /* A genuine pagefault.
2886 * Forward the trap to the guest by injecting the exception and resuming execution.
2887 */
2888 Log(("Guest page fault at %RGv cr2=%RGv error code %RGv rsp=%RGv\n", (RTGCPTR)pCtx->rip, exitQualification, errCode, (RTGCPTR)pCtx->rsp));
2889
2890 Assert(CPUMIsGuestInPagedProtectedModeEx(pCtx));
2891
2892 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestPF);
2893
2894 /* Now we must update CR2. */
2895 pCtx->cr2 = exitQualification;
2896 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
2897 AssertRC(rc2);
2898
2899 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2900 goto ResumeExecution;
2901 }
2902#endif
2903 Assert(!pVM->hwaccm.s.fNestedPaging);
2904
2905#ifdef VBOX_HWACCM_WITH_GUEST_PATCHING
2906 /* Shortcut for APIC TPR reads and writes; 32 bits guests only */
2907 if ( pVM->hwaccm.s.fTRPPatchingAllowed
2908 && pVM->hwaccm.s.pGuestPatchMem
2909 && (exitQualification & 0xfff) == 0x080
2910 && !(errCode & X86_TRAP_PF_P) /* not present */
2911 && CPUMGetGuestCPL(pVCpu, CPUMCTX2CORE(pCtx)) == 0
2912 && !CPUMIsGuestInLongModeEx(pCtx)
2913 && pVM->hwaccm.s.cPatches < RT_ELEMENTS(pVM->hwaccm.s.aPatches))
2914 {
2915 RTGCPHYS GCPhysApicBase, GCPhys;
2916 PDMApicGetBase(pVM, &GCPhysApicBase); /* @todo cache this */
2917 GCPhysApicBase &= PAGE_BASE_GC_MASK;
2918
2919 rc = PGMGstGetPage(pVCpu, (RTGCPTR)exitQualification, NULL, &GCPhys);
2920 if ( rc == VINF_SUCCESS
2921 && GCPhys == GCPhysApicBase)
2922 {
2923 /* Only attempt to patch the instruction once. */
2924 PHWACCMTPRPATCH pPatch = (PHWACCMTPRPATCH)RTAvloU32Get(&pVM->hwaccm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
2925 if (!pPatch)
2926 {
2927 rc = VINF_EM_HWACCM_PATCH_TPR_INSTR;
2928 break;
2929 }
2930 }
2931 }
2932#endif
2933
2934 Log2(("Page fault at %RGv error code %x\n", exitQualification, errCode));
2935 /* Exit qualification contains the linear address of the page fault. */
2936 TRPMAssertTrap(pVCpu, X86_XCPT_PF, TRPM_TRAP);
2937 TRPMSetErrorCode(pVCpu, errCode);
2938 TRPMSetFaultAddress(pVCpu, exitQualification);
2939
2940 /* Shortcut for APIC TPR reads and writes. */
2941 if ( (exitQualification & 0xfff) == 0x080
2942 && !(errCode & X86_TRAP_PF_P) /* not present */
2943 && fSetupTPRCaching
2944 && (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC))
2945 {
2946 RTGCPHYS GCPhysApicBase, GCPhys;
2947 PDMApicGetBase(pVM, &GCPhysApicBase); /* @todo cache this */
2948 GCPhysApicBase &= PAGE_BASE_GC_MASK;
2949
2950 rc = PGMGstGetPage(pVCpu, (RTGCPTR)exitQualification, NULL, &GCPhys);
2951 if ( rc == VINF_SUCCESS
2952 && GCPhys == GCPhysApicBase)
2953 {
2954 Log(("Enable VT-x virtual APIC access filtering\n"));
2955 rc2 = IOMMMIOMapMMIOHCPage(pVM, GCPhysApicBase, pVM->hwaccm.s.vmx.pAPICPhys, X86_PTE_RW | X86_PTE_P);
2956 AssertRC(rc2);
2957 }
2958 }
2959
2960 /* Forward it to our trap handler first, in case our shadow pages are out of sync. */
2961 rc = PGMTrap0eHandler(pVCpu, errCode, CPUMCTX2CORE(pCtx), (RTGCPTR)exitQualification);
2962 Log2(("PGMTrap0eHandler %RGv returned %Rrc\n", (RTGCPTR)pCtx->rip, VBOXSTRICTRC_VAL(rc)));
2963
2964 if (rc == VINF_SUCCESS)
2965 { /* We've successfully synced our shadow pages, so let's just continue execution. */
2966 Log2(("Shadow page fault at %RGv cr2=%RGv error code %x\n", (RTGCPTR)pCtx->rip, exitQualification ,errCode));
2967 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitShadowPF);
2968
2969 TRPMResetTrap(pVCpu);
2970 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2971 goto ResumeExecution;
2972 }
2973 else
2974 if (rc == VINF_EM_RAW_GUEST_TRAP)
2975 { /* A genuine pagefault.
2976 * Forward the trap to the guest by injecting the exception and resuming execution.
2977 */
2978 Log2(("Forward page fault to the guest\n"));
2979
2980 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestPF);
2981 /* The error code might have been changed. */
2982 errCode = TRPMGetErrorCode(pVCpu);
2983
2984 TRPMResetTrap(pVCpu);
2985
2986 /* Now we must update CR2. */
2987 pCtx->cr2 = exitQualification;
2988 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
2989 AssertRC(rc2);
2990
2991 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
2992 goto ResumeExecution;
2993 }
2994#ifdef VBOX_STRICT
2995 if (rc != VINF_EM_RAW_EMULATE_INSTR && rc != VINF_EM_RAW_EMULATE_IO_BLOCK)
2996 Log2(("PGMTrap0eHandler failed with %d\n", VBOXSTRICTRC_VAL(rc)));
2997#endif
2998 /* Need to go back to the recompiler to emulate the instruction. */
2999 TRPMResetTrap(pVCpu);
3000 break;
3001 }
3002
3003 case X86_XCPT_MF: /* Floating point exception. */
3004 {
3005 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestMF);
3006 if (!(pCtx->cr0 & X86_CR0_NE))
3007 {
3008 /* old style FPU error reporting needs some extra work. */
3009 /** @todo don't fall back to the recompiler, but do it manually. */
3010 rc = VINF_EM_RAW_EMULATE_INSTR;
3011 break;
3012 }
3013 Log(("Trap %x at %04X:%RGv\n", vector, pCtx->cs, (RTGCPTR)pCtx->rip));
3014 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3015 AssertRC(rc2);
3016
3017 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3018 goto ResumeExecution;
3019 }
3020
3021 case X86_XCPT_DB: /* Debug exception. */
3022 {
3023 uint64_t uDR6;
3024
3025 /* DR6, DR7.GD and IA32_DEBUGCTL.LBR are not updated yet.
3026 *
3027 * Exit qualification bits:
3028 * 3:0 B0-B3 which breakpoint condition was met
3029 * 12:4 Reserved (0)
3030 * 13 BD - debug register access detected
3031 * 14 BS - single step execution or branch taken
3032 * 63:15 Reserved (0)
3033 */
3034 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestDB);
3035
3036 /* Note that we don't support guest and host-initiated debugging at the same time. */
3037
3038 uDR6 = X86_DR6_INIT_VAL;
3039 uDR6 |= (exitQualification & (X86_DR6_B0|X86_DR6_B1|X86_DR6_B2|X86_DR6_B3|X86_DR6_BD|X86_DR6_BS));
3040 rc = DBGFRZTrap01Handler(pVM, pVCpu, CPUMCTX2CORE(pCtx), uDR6);
3041 if (rc == VINF_EM_RAW_GUEST_TRAP)
3042 {
3043 /* Update DR6 here. */
3044 pCtx->dr[6] = uDR6;
3045
3046 /* Resync DR6 if the debug state is active. */
3047 if (CPUMIsGuestDebugStateActive(pVCpu))
3048 ASMSetDR6(pCtx->dr[6]);
3049
3050 /* X86_DR7_GD will be cleared if drx accesses should be trapped inside the guest. */
3051 pCtx->dr[7] &= ~X86_DR7_GD;
3052
3053 /* Paranoia. */
3054 pCtx->dr[7] &= 0xffffffff; /* upper 32 bits reserved */
3055 pCtx->dr[7] &= ~(RT_BIT(11) | RT_BIT(12) | RT_BIT(14) | RT_BIT(15)); /* must be zero */
3056 pCtx->dr[7] |= 0x400; /* must be one */
3057
3058 /* Resync DR7 */
3059 rc2 = VMXWriteVMCS64(VMX_VMCS64_GUEST_DR7, pCtx->dr[7]);
3060 AssertRC(rc2);
3061
3062 Log(("Trap %x (debug) at %RGv exit qualification %RX64 dr6=%x dr7=%x\n", vector, (RTGCPTR)pCtx->rip, exitQualification, (uint32_t)pCtx->dr[6], (uint32_t)pCtx->dr[7]));
3063 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3064 AssertRC(rc2);
3065
3066 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3067 goto ResumeExecution;
3068 }
3069 /* Return to ring 3 to deal with the debug exit code. */
3070 Log(("Debugger hardware BP at %04x:%RGv (rc=%Rrc)\n", pCtx->cs, pCtx->rip, VBOXSTRICTRC_VAL(rc)));
3071 break;
3072 }
3073
3074 case X86_XCPT_BP: /* Breakpoint. */
3075 {
3076 rc = DBGFRZTrap03Handler(pVM, pVCpu, CPUMCTX2CORE(pCtx));
3077 if (rc == VINF_EM_RAW_GUEST_TRAP)
3078 {
3079 Log(("Guest #BP at %04x:%RGv\n", pCtx->cs, pCtx->rip));
3080 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3081 AssertRC(rc2);
3082 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3083 goto ResumeExecution;
3084 }
3085 if (rc == VINF_SUCCESS)
3086 {
3087 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3088 goto ResumeExecution;
3089 }
3090 Log(("Debugger BP at %04x:%RGv (rc=%Rrc)\n", pCtx->cs, pCtx->rip, VBOXSTRICTRC_VAL(rc)));
3091 break;
3092 }
3093
3094 case X86_XCPT_GP: /* General protection failure exception.*/
3095 {
3096 uint32_t cbOp;
3097 uint32_t cbSize;
3098 PDISCPUSTATE pDis = &pVCpu->hwaccm.s.DisState;
3099
3100 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestGP);
3101#ifdef VBOX_STRICT
3102 if ( !CPUMIsGuestInRealModeEx(pCtx)
3103 || !pVM->hwaccm.s.vmx.pRealModeTSS)
3104 {
3105 Log(("Trap %x at %04X:%RGv errorCode=%RGv\n", vector, pCtx->cs, (RTGCPTR)pCtx->rip, errCode));
3106 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3107 AssertRC(rc2);
3108 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3109 goto ResumeExecution;
3110 }
3111#endif
3112 Assert(CPUMIsGuestInRealModeEx(pCtx));
3113
3114 LogFlow(("Real mode X86_XCPT_GP instruction emulation at %x:%RGv\n", pCtx->cs, (RTGCPTR)pCtx->rip));
3115
3116 rc2 = EMInterpretDisasOne(pVM, pVCpu, CPUMCTX2CORE(pCtx), pDis, &cbOp);
3117 if (RT_SUCCESS(rc2))
3118 {
3119 bool fUpdateRIP = true;
3120
3121 rc = VINF_SUCCESS;
3122 Assert(cbOp == pDis->opsize);
3123 switch (pDis->pCurInstr->opcode)
3124 {
3125 case OP_CLI:
3126 pCtx->eflags.Bits.u1IF = 0;
3127 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitCli);
3128 break;
3129
3130 case OP_STI:
3131 pCtx->eflags.Bits.u1IF = 1;
3132 EMSetInhibitInterruptsPC(pVCpu, pCtx->rip + pDis->opsize);
3133 Assert(VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS));
3134 rc2 = VMXWriteVMCS(VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE, VMX_VMCS_GUEST_INTERRUPTIBILITY_STATE_BLOCK_STI);
3135 AssertRC(rc2);
3136 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitSti);
3137 break;
3138
3139 case OP_HLT:
3140 fUpdateRIP = false;
3141 rc = VINF_EM_HALT;
3142 pCtx->rip += pDis->opsize;
3143 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitHlt);
3144 break;
3145
3146 case OP_POPF:
3147 {
3148 RTGCPTR GCPtrStack;
3149 uint32_t cbParm;
3150 uint32_t uMask;
3151 X86EFLAGS eflags;
3152
3153 if (pDis->prefix & PREFIX_OPSIZE)
3154 {
3155 cbParm = 4;
3156 uMask = 0xffffffff;
3157 }
3158 else
3159 {
3160 cbParm = 2;
3161 uMask = 0xffff;
3162 }
3163
3164 rc2 = SELMToFlatEx(pVM, DIS_SELREG_SS, CPUMCTX2CORE(pCtx), pCtx->esp & uMask, 0, &GCPtrStack);
3165 if (RT_FAILURE(rc2))
3166 {
3167 rc = VERR_EM_INTERPRETER;
3168 break;
3169 }
3170 eflags.u = 0;
3171 rc2 = PGMPhysRead(pVM, (RTGCPHYS)GCPtrStack, &eflags.u, cbParm);
3172 if (RT_FAILURE(rc2))
3173 {
3174 rc = VERR_EM_INTERPRETER;
3175 break;
3176 }
3177 LogFlow(("POPF %x -> %RGv mask=%x\n", eflags.u, pCtx->rsp, uMask));
3178 pCtx->eflags.u = (pCtx->eflags.u & ~(X86_EFL_POPF_BITS & uMask)) | (eflags.u & X86_EFL_POPF_BITS & uMask);
3179 /* RF cleared when popped in real mode; see pushf description in AMD manual. */
3180 pCtx->eflags.Bits.u1RF = 0;
3181 pCtx->esp += cbParm;
3182 pCtx->esp &= uMask;
3183
3184 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitPopf);
3185 break;
3186 }
3187
3188 case OP_PUSHF:
3189 {
3190 RTGCPTR GCPtrStack;
3191 uint32_t cbParm;
3192 uint32_t uMask;
3193 X86EFLAGS eflags;
3194
3195 if (pDis->prefix & PREFIX_OPSIZE)
3196 {
3197 cbParm = 4;
3198 uMask = 0xffffffff;
3199 }
3200 else
3201 {
3202 cbParm = 2;
3203 uMask = 0xffff;
3204 }
3205
3206 rc2 = SELMToFlatEx(pVM, DIS_SELREG_SS, CPUMCTX2CORE(pCtx), (pCtx->esp - cbParm) & uMask, 0, &GCPtrStack);
3207 if (RT_FAILURE(rc2))
3208 {
3209 rc = VERR_EM_INTERPRETER;
3210 break;
3211 }
3212 eflags = pCtx->eflags;
3213 /* RF & VM cleared when pushed in real mode; see pushf description in AMD manual. */
3214 eflags.Bits.u1RF = 0;
3215 eflags.Bits.u1VM = 0;
3216
3217 rc2 = PGMPhysWrite(pVM, (RTGCPHYS)GCPtrStack, &eflags.u, cbParm);
3218 if (RT_FAILURE(rc2))
3219 {
3220 rc = VERR_EM_INTERPRETER;
3221 break;
3222 }
3223 LogFlow(("PUSHF %x -> %RGv\n", eflags.u, GCPtrStack));
3224 pCtx->esp -= cbParm;
3225 pCtx->esp &= uMask;
3226 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitPushf);
3227 break;
3228 }
3229
3230 case OP_IRET:
3231 {
3232 RTGCPTR GCPtrStack;
3233 uint32_t uMask = 0xffff;
3234 uint16_t aIretFrame[3];
3235
3236 if (pDis->prefix & (PREFIX_OPSIZE | PREFIX_ADDRSIZE))
3237 {
3238 rc = VERR_EM_INTERPRETER;
3239 break;
3240 }
3241
3242 rc2 = SELMToFlatEx(pVM, DIS_SELREG_SS, CPUMCTX2CORE(pCtx), pCtx->esp & uMask, 0, &GCPtrStack);
3243 if (RT_FAILURE(rc2))
3244 {
3245 rc = VERR_EM_INTERPRETER;
3246 break;
3247 }
3248 rc2 = PGMPhysRead(pVM, (RTGCPHYS)GCPtrStack, &aIretFrame[0], sizeof(aIretFrame));
3249 if (RT_FAILURE(rc2))
3250 {
3251 rc = VERR_EM_INTERPRETER;
3252 break;
3253 }
3254 pCtx->ip = aIretFrame[0];
3255 pCtx->cs = aIretFrame[1];
3256 pCtx->csHid.u64Base = pCtx->cs << 4;
3257 pCtx->eflags.u = (pCtx->eflags.u & ~(X86_EFL_POPF_BITS & uMask)) | (aIretFrame[2] & X86_EFL_POPF_BITS & uMask);
3258 pCtx->sp += sizeof(aIretFrame);
3259
3260 LogFlow(("iret to %04x:%x\n", pCtx->cs, pCtx->ip));
3261 fUpdateRIP = false;
3262 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIret);
3263 break;
3264 }
3265
3266 case OP_INT:
3267 {
3268 uint32_t intInfo2;
3269
3270 LogFlow(("Realmode: INT %x\n", pDis->param1.parval & 0xff));
3271 intInfo2 = pDis->param1.parval & 0xff;
3272 intInfo2 |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
3273 intInfo2 |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_SW << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
3274
3275 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo2, cbOp, 0);
3276 AssertRC(VBOXSTRICTRC_VAL(rc));
3277 fUpdateRIP = false;
3278 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitInt);
3279 break;
3280 }
3281
3282 case OP_INTO:
3283 {
3284 if (pCtx->eflags.Bits.u1OF)
3285 {
3286 uint32_t intInfo2;
3287
3288 LogFlow(("Realmode: INTO\n"));
3289 intInfo2 = X86_XCPT_OF;
3290 intInfo2 |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
3291 intInfo2 |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_SW << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
3292
3293 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo2, cbOp, 0);
3294 AssertRC(VBOXSTRICTRC_VAL(rc));
3295 fUpdateRIP = false;
3296 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitInt);
3297 }
3298 break;
3299 }
3300
3301 case OP_INT3:
3302 {
3303 uint32_t intInfo2;
3304
3305 LogFlow(("Realmode: INT 3\n"));
3306 intInfo2 = 3;
3307 intInfo2 |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
3308 intInfo2 |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_SW << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
3309
3310 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, intInfo2, cbOp, 0);
3311 AssertRC(VBOXSTRICTRC_VAL(rc));
3312 fUpdateRIP = false;
3313 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitInt);
3314 break;
3315 }
3316
3317 default:
3318 rc = EMInterpretInstructionCPU(pVM, pVCpu, pDis, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR, &cbSize);
3319 break;
3320 }
3321
3322 if (rc == VINF_SUCCESS)
3323 {
3324 if (fUpdateRIP)
3325 pCtx->rip += cbOp; /* Move on to the next instruction. */
3326
3327 /* lidt, lgdt can end up here. In the future crx changes as well. Just reload the whole context to be done with it. */
3328 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_ALL;
3329
3330 /* Only resume if successful. */
3331 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3332 goto ResumeExecution;
3333 }
3334 }
3335 else
3336 rc = VERR_EM_INTERPRETER;
3337
3338 AssertMsg(rc == VERR_EM_INTERPRETER || rc == VINF_PGM_CHANGE_MODE || rc == VINF_EM_HALT, ("Unexpected rc=%Rrc\n", VBOXSTRICTRC_VAL(rc)));
3339 break;
3340 }
3341
3342#ifdef VBOX_STRICT
3343 case X86_XCPT_XF: /* SIMD exception. */
3344 case X86_XCPT_DE: /* Divide error. */
3345 case X86_XCPT_UD: /* Unknown opcode exception. */
3346 case X86_XCPT_SS: /* Stack segment exception. */
3347 case X86_XCPT_NP: /* Segment not present exception. */
3348 {
3349 switch(vector)
3350 {
3351 case X86_XCPT_DE:
3352 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestDE);
3353 break;
3354 case X86_XCPT_UD:
3355 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestUD);
3356 break;
3357 case X86_XCPT_SS:
3358 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestSS);
3359 break;
3360 case X86_XCPT_NP:
3361 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitGuestNP);
3362 break;
3363 }
3364
3365 Log(("Trap %x at %04X:%RGv\n", vector, pCtx->cs, (RTGCPTR)pCtx->rip));
3366 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3367 AssertRC(rc2);
3368
3369 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3370 goto ResumeExecution;
3371 }
3372#endif
3373 default:
3374 if ( CPUMIsGuestInRealModeEx(pCtx)
3375 && pVM->hwaccm.s.vmx.pRealModeTSS)
3376 {
3377 Log(("Real Mode Trap %x at %04x:%04X error code %x\n", vector, pCtx->cs, pCtx->eip, errCode));
3378 rc = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), cbInstr, errCode);
3379 AssertRC(VBOXSTRICTRC_VAL(rc)); /* Strict RC check below. */
3380
3381 /* Go back to ring 3 in case of a triple fault. */
3382 if ( vector == X86_XCPT_DF
3383 && rc == VINF_EM_RESET)
3384 break;
3385
3386 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3387 goto ResumeExecution;
3388 }
3389 AssertMsgFailed(("Unexpected vm-exit caused by exception %x\n", vector));
3390 rc = VERR_VMX_UNEXPECTED_EXCEPTION;
3391 break;
3392 } /* switch (vector) */
3393
3394 break;
3395
3396 default:
3397 rc = VERR_VMX_UNEXPECTED_INTERRUPTION_EXIT_CODE;
3398 AssertMsgFailed(("Unexpected interuption code %x\n", intInfo));
3399 break;
3400 }
3401
3402 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub3, y3);
3403 break;
3404 }
3405
3406 case VMX_EXIT_EPT_VIOLATION: /* 48 EPT violation. An attempt to access memory with a guest-physical address was disallowed by the configuration of the EPT paging structures. */
3407 {
3408 RTGCPHYS GCPhys;
3409
3410 Assert(pVM->hwaccm.s.fNestedPaging);
3411
3412 rc2 = VMXReadVMCS64(VMX_VMCS_EXIT_PHYS_ADDR_FULL, &GCPhys);
3413 AssertRC(rc2);
3414 Assert(((exitQualification >> 7) & 3) != 2);
3415
3416 /* Determine the kind of violation. */
3417 errCode = 0;
3418 if (exitQualification & VMX_EXIT_QUALIFICATION_EPT_INSTR_FETCH)
3419 errCode |= X86_TRAP_PF_ID;
3420
3421 if (exitQualification & VMX_EXIT_QUALIFICATION_EPT_DATA_WRITE)
3422 errCode |= X86_TRAP_PF_RW;
3423
3424 /* If the page is present, then it's a page level protection fault. */
3425 if (exitQualification & VMX_EXIT_QUALIFICATION_EPT_ENTRY_PRESENT)
3426 {
3427 errCode |= X86_TRAP_PF_P;
3428 }
3429 else
3430 {
3431 /* Shortcut for APIC TPR reads and writes. */
3432 if ( (GCPhys & 0xfff) == 0x080
3433 && GCPhys > 0x1000000 /* to skip VGA frame buffer accesses */
3434 && fSetupTPRCaching
3435 && (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC))
3436 {
3437 RTGCPHYS GCPhysApicBase;
3438 PDMApicGetBase(pVM, &GCPhysApicBase); /* @todo cache this */
3439 GCPhysApicBase &= PAGE_BASE_GC_MASK;
3440 if (GCPhys == GCPhysApicBase + 0x80)
3441 {
3442 Log(("Enable VT-x virtual APIC access filtering\n"));
3443 rc2 = IOMMMIOMapMMIOHCPage(pVM, GCPhysApicBase, pVM->hwaccm.s.vmx.pAPICPhys, X86_PTE_RW | X86_PTE_P);
3444 AssertRC(rc2);
3445 }
3446 }
3447 }
3448 Log(("EPT Page fault %x at %RGp error code %x\n", (uint32_t)exitQualification, GCPhys, errCode));
3449
3450 /* GCPhys contains the guest physical address of the page fault. */
3451 TRPMAssertTrap(pVCpu, X86_XCPT_PF, TRPM_TRAP);
3452 TRPMSetErrorCode(pVCpu, errCode);
3453 TRPMSetFaultAddress(pVCpu, GCPhys);
3454
3455 /* Handle the pagefault trap for the nested shadow table. */
3456 rc = PGMR0Trap0eHandlerNestedPaging(pVM, pVCpu, PGMMODE_EPT, errCode, CPUMCTX2CORE(pCtx), GCPhys);
3457 Log2(("PGMR0Trap0eHandlerNestedPaging %RGv returned %Rrc\n", (RTGCPTR)pCtx->rip, VBOXSTRICTRC_VAL(rc)));
3458 if (rc == VINF_SUCCESS)
3459 { /* We've successfully synced our shadow pages, so let's just continue execution. */
3460 Log2(("Shadow page fault at %RGv cr2=%RGp error code %x\n", (RTGCPTR)pCtx->rip, exitQualification , errCode));
3461 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitReasonNPF);
3462
3463 TRPMResetTrap(pVCpu);
3464 goto ResumeExecution;
3465 }
3466
3467#ifdef VBOX_STRICT
3468 if (rc != VINF_EM_RAW_EMULATE_INSTR)
3469 LogFlow(("PGMTrap0eHandlerNestedPaging failed with %d\n", VBOXSTRICTRC_VAL(rc)));
3470#endif
3471 /* Need to go back to the recompiler to emulate the instruction. */
3472 TRPMResetTrap(pVCpu);
3473 break;
3474 }
3475
3476 case VMX_EXIT_EPT_MISCONFIG:
3477 {
3478 RTGCPHYS GCPhys;
3479
3480 Assert(pVM->hwaccm.s.fNestedPaging);
3481
3482 rc2 = VMXReadVMCS64(VMX_VMCS_EXIT_PHYS_ADDR_FULL, &GCPhys);
3483 AssertRC(rc2);
3484 Log(("VMX_EXIT_EPT_MISCONFIG for %RGp\n", GCPhys));
3485
3486 rc = PGMR0Trap0eHandlerNPMisconfig(pVM, pVCpu, PGMMODE_EPT, CPUMCTX2CORE(pCtx), GCPhys, UINT32_MAX);
3487 if (rc == VINF_SUCCESS)
3488 {
3489 Log2(("PGMR0Trap0eHandlerNPMisconfig(,,,%RGp) at %RGv -> resume\n", GCPhys, (RTGCPTR)pCtx->rip));
3490 goto ResumeExecution;
3491 }
3492
3493 Log2(("PGMR0Trap0eHandlerNPMisconfig(,,,%RGp) at %RGv -> %Rrc\n", GCPhys, (RTGCPTR)pCtx->rip, VBOXSTRICTRC_VAL(rc)));
3494 break;
3495 }
3496
3497 case VMX_EXIT_IRQ_WINDOW: /* 7 Interrupt window. */
3498 /* Clear VM-exit on IF=1 change. */
3499 LogFlow(("VMX_EXIT_IRQ_WINDOW %RGv pending=%d IF=%d\n", (RTGCPTR)pCtx->rip, VMCPU_FF_ISPENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC|VMCPU_FF_INTERRUPT_PIC)), pCtx->eflags.Bits.u1IF));
3500 pVCpu->hwaccm.s.vmx.proc_ctls &= ~VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT;
3501 rc2 = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
3502 AssertRC(rc2);
3503 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIrqWindow);
3504 goto ResumeExecution; /* we check for pending guest interrupts there */
3505
3506 case VMX_EXIT_WBINVD: /* 54 Guest software attempted to execute WBINVD. (conditional) */
3507 case VMX_EXIT_INVD: /* 13 Guest software attempted to execute INVD. (unconditional) */
3508 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitInvd);
3509 /* Skip instruction and continue directly. */
3510 pCtx->rip += cbInstr;
3511 /* Continue execution.*/
3512 goto ResumeExecution;
3513
3514 case VMX_EXIT_CPUID: /* 10 Guest software attempted to execute CPUID. */
3515 {
3516 Log2(("VMX: Cpuid %x\n", pCtx->eax));
3517 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitCpuid);
3518 rc = EMInterpretCpuId(pVM, pVCpu, CPUMCTX2CORE(pCtx));
3519 if (rc == VINF_SUCCESS)
3520 {
3521 /* Update EIP and continue execution. */
3522 Assert(cbInstr == 2);
3523 pCtx->rip += cbInstr;
3524 goto ResumeExecution;
3525 }
3526 AssertMsgFailed(("EMU: cpuid failed with %Rrc\n", VBOXSTRICTRC_VAL(rc)));
3527 rc = VINF_EM_RAW_EMULATE_INSTR;
3528 break;
3529 }
3530
3531 case VMX_EXIT_RDPMC: /* 15 Guest software attempted to execute RDPMC. */
3532 {
3533 Log2(("VMX: Rdpmc %x\n", pCtx->ecx));
3534 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitRdpmc);
3535 rc = EMInterpretRdpmc(pVM, pVCpu, CPUMCTX2CORE(pCtx));
3536 if (rc == VINF_SUCCESS)
3537 {
3538 /* Update EIP and continue execution. */
3539 Assert(cbInstr == 2);
3540 pCtx->rip += cbInstr;
3541 goto ResumeExecution;
3542 }
3543 rc = VINF_EM_RAW_EMULATE_INSTR;
3544 break;
3545 }
3546
3547 case VMX_EXIT_RDTSC: /* 16 Guest software attempted to execute RDTSC. */
3548 {
3549 Log2(("VMX: Rdtsc\n"));
3550 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitRdtsc);
3551 rc = EMInterpretRdtsc(pVM, pVCpu, CPUMCTX2CORE(pCtx));
3552 if (rc == VINF_SUCCESS)
3553 {
3554 /* Update EIP and continue execution. */
3555 Assert(cbInstr == 2);
3556 pCtx->rip += cbInstr;
3557 goto ResumeExecution;
3558 }
3559 rc = VINF_EM_RAW_EMULATE_INSTR;
3560 break;
3561 }
3562
3563 case VMX_EXIT_INVPG: /* 14 Guest software attempted to execute INVPG. */
3564 {
3565 Log2(("VMX: invlpg\n"));
3566 Assert(!pVM->hwaccm.s.fNestedPaging);
3567
3568 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitInvpg);
3569 rc = EMInterpretInvlpg(pVM, pVCpu, CPUMCTX2CORE(pCtx), exitQualification);
3570 if (rc == VINF_SUCCESS)
3571 {
3572 /* Update EIP and continue execution. */
3573 pCtx->rip += cbInstr;
3574 goto ResumeExecution;
3575 }
3576 AssertMsg(rc == VERR_EM_INTERPRETER, ("EMU: invlpg %RGv failed with %Rrc\n", exitQualification, VBOXSTRICTRC_VAL(rc)));
3577 break;
3578 }
3579
3580 case VMX_EXIT_MONITOR: /* 39 Guest software attempted to execute MONITOR. */
3581 {
3582 Log2(("VMX: monitor\n"));
3583
3584 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitMonitor);
3585 rc = EMInterpretMonitor(pVM, pVCpu, CPUMCTX2CORE(pCtx));
3586 if (rc == VINF_SUCCESS)
3587 {
3588 /* Update EIP and continue execution. */
3589 pCtx->rip += cbInstr;
3590 goto ResumeExecution;
3591 }
3592 AssertMsg(rc == VERR_EM_INTERPRETER, ("EMU: monitor failed with %Rrc\n", VBOXSTRICTRC_VAL(rc)));
3593 break;
3594 }
3595
3596 case VMX_EXIT_WRMSR: /* 32 WRMSR. Guest software attempted to execute WRMSR. */
3597 /* When an interrupt is pending, we'll let MSR_K8_LSTAR writes fault in our TPR patch code. */
3598 if ( pVM->hwaccm.s.fTPRPatchingActive
3599 && pCtx->ecx == MSR_K8_LSTAR)
3600 {
3601 Assert(!CPUMIsGuestInLongModeEx(pCtx));
3602 if ((pCtx->eax & 0xff) != u8LastTPR)
3603 {
3604 Log(("VMX: Faulting MSR_K8_LSTAR write with new TPR value %x\n", pCtx->eax & 0xff));
3605
3606 /* Our patch code uses LSTAR for TPR caching. */
3607 rc2 = PDMApicSetTPR(pVCpu, pCtx->eax & 0xff);
3608 AssertRC(rc2);
3609 }
3610
3611 /* Skip the instruction and continue. */
3612 pCtx->rip += cbInstr; /* wrmsr = [0F 30] */
3613
3614 /* Only resume if successful. */
3615 goto ResumeExecution;
3616 }
3617 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_MSR;
3618 /* no break */
3619 case VMX_EXIT_RDMSR: /* 31 RDMSR. Guest software attempted to execute RDMSR. */
3620 {
3621 uint32_t cbSize;
3622
3623 STAM_COUNTER_INC((exitReason == VMX_EXIT_RDMSR) ? &pVCpu->hwaccm.s.StatExitRdmsr : &pVCpu->hwaccm.s.StatExitWrmsr);
3624
3625 /* Note: the intel manual claims there's a REX version of RDMSR that's slightly different, so we play safe by completely disassembling the instruction. */
3626 Log2(("VMX: %s\n", (exitReason == VMX_EXIT_RDMSR) ? "rdmsr" : "wrmsr"));
3627 rc = EMInterpretInstruction(pVM, pVCpu, CPUMCTX2CORE(pCtx), 0, &cbSize);
3628 if (rc == VINF_SUCCESS)
3629 {
3630 /* EIP has been updated already. */
3631
3632 /* Only resume if successful. */
3633 goto ResumeExecution;
3634 }
3635 AssertMsg(rc == VERR_EM_INTERPRETER, ("EMU: %s failed with %Rrc\n", (exitReason == VMX_EXIT_RDMSR) ? "rdmsr" : "wrmsr", VBOXSTRICTRC_VAL(rc)));
3636 break;
3637 }
3638
3639 case VMX_EXIT_CRX_MOVE: /* 28 Control-register accesses. */
3640 {
3641 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatExit2Sub2, y2);
3642
3643 switch (VMX_EXIT_QUALIFICATION_CRX_ACCESS(exitQualification))
3644 {
3645 case VMX_EXIT_QUALIFICATION_CRX_ACCESS_WRITE:
3646 Log2(("VMX: %RGv mov cr%d, x\n", (RTGCPTR)pCtx->rip, VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification)));
3647 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitCRxWrite[VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification)]);
3648 rc = EMInterpretCRxWrite(pVM, pVCpu, CPUMCTX2CORE(pCtx),
3649 VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification),
3650 VMX_EXIT_QUALIFICATION_CRX_GENREG(exitQualification));
3651
3652 switch (VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification))
3653 {
3654 case 0:
3655 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR0 | HWACCM_CHANGED_GUEST_CR3;
3656 break;
3657 case 2:
3658 break;
3659 case 3:
3660 Assert(!pVM->hwaccm.s.fNestedPaging || !CPUMIsGuestInPagedProtectedModeEx(pCtx));
3661 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR3;
3662 break;
3663 case 4:
3664 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR4;
3665 break;
3666 case 8:
3667 /* CR8 contains the APIC TPR */
3668 Assert(!(pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW));
3669 break;
3670
3671 default:
3672 AssertFailed();
3673 break;
3674 }
3675 break;
3676
3677 case VMX_EXIT_QUALIFICATION_CRX_ACCESS_READ:
3678 Log2(("VMX: mov x, crx\n"));
3679 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitCRxRead[VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification)]);
3680
3681 Assert(!pVM->hwaccm.s.fNestedPaging || !CPUMIsGuestInPagedProtectedModeEx(pCtx) || VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification) != USE_REG_CR3);
3682
3683 /* CR8 reads only cause an exit when the TPR shadow feature isn't present. */
3684 Assert(VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification) != 8 || !(pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW));
3685
3686 rc = EMInterpretCRxRead(pVM, pVCpu, CPUMCTX2CORE(pCtx),
3687 VMX_EXIT_QUALIFICATION_CRX_GENREG(exitQualification),
3688 VMX_EXIT_QUALIFICATION_CRX_REGISTER(exitQualification));
3689 break;
3690
3691 case VMX_EXIT_QUALIFICATION_CRX_ACCESS_CLTS:
3692 Log2(("VMX: clts\n"));
3693 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitCLTS);
3694 rc = EMInterpretCLTS(pVM, pVCpu);
3695 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR0;
3696 break;
3697
3698 case VMX_EXIT_QUALIFICATION_CRX_ACCESS_LMSW:
3699 Log2(("VMX: lmsw %x\n", VMX_EXIT_QUALIFICATION_CRX_LMSW_DATA(exitQualification)));
3700 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitLMSW);
3701 rc = EMInterpretLMSW(pVM, pVCpu, CPUMCTX2CORE(pCtx), VMX_EXIT_QUALIFICATION_CRX_LMSW_DATA(exitQualification));
3702 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_CR0;
3703 break;
3704 }
3705
3706 /* Update EIP if no error occurred. */
3707 if (RT_SUCCESS(rc))
3708 pCtx->rip += cbInstr;
3709
3710 if (rc == VINF_SUCCESS)
3711 {
3712 /* Only resume if successful. */
3713 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub2, y2);
3714 goto ResumeExecution;
3715 }
3716 Assert(rc == VERR_EM_INTERPRETER || rc == VINF_PGM_CHANGE_MODE || rc == VINF_PGM_SYNC_CR3);
3717 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub2, y2);
3718 break;
3719 }
3720
3721 case VMX_EXIT_DRX_MOVE: /* 29 Debug-register accesses. */
3722 {
3723 if ( !DBGFIsStepping(pVCpu)
3724 && !CPUMIsHyperDebugStateActive(pVCpu))
3725 {
3726 /* Disable drx move intercepts. */
3727 pVCpu->hwaccm.s.vmx.proc_ctls &= ~VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT;
3728 rc2 = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
3729 AssertRC(rc2);
3730
3731 /* Save the host and load the guest debug state. */
3732 rc2 = CPUMR0LoadGuestDebugState(pVM, pVCpu, pCtx, true /* include DR6 */);
3733 AssertRC(rc2);
3734
3735#ifdef LOG_ENABLED
3736 if (VMX_EXIT_QUALIFICATION_DRX_DIRECTION(exitQualification) == VMX_EXIT_QUALIFICATION_DRX_DIRECTION_WRITE)
3737 Log(("VMX_EXIT_DRX_MOVE: write DR%d genreg %d\n", VMX_EXIT_QUALIFICATION_DRX_REGISTER(exitQualification), VMX_EXIT_QUALIFICATION_DRX_GENREG(exitQualification)));
3738 else
3739 Log(("VMX_EXIT_DRX_MOVE: read DR%d\n", VMX_EXIT_QUALIFICATION_DRX_REGISTER(exitQualification)));
3740#endif
3741
3742#ifdef VBOX_WITH_STATISTICS
3743 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatDRxContextSwitch);
3744 if (VMX_EXIT_QUALIFICATION_DRX_DIRECTION(exitQualification) == VMX_EXIT_QUALIFICATION_DRX_DIRECTION_WRITE)
3745 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitDRxWrite);
3746 else
3747 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitDRxRead);
3748#endif
3749
3750 goto ResumeExecution;
3751 }
3752
3753 /** @todo clear VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT after the first time and restore drx registers afterwards */
3754 if (VMX_EXIT_QUALIFICATION_DRX_DIRECTION(exitQualification) == VMX_EXIT_QUALIFICATION_DRX_DIRECTION_WRITE)
3755 {
3756 Log2(("VMX: mov drx%d, genreg%d\n", VMX_EXIT_QUALIFICATION_DRX_REGISTER(exitQualification), VMX_EXIT_QUALIFICATION_DRX_GENREG(exitQualification)));
3757 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitDRxWrite);
3758 rc = EMInterpretDRxWrite(pVM, pVCpu, CPUMCTX2CORE(pCtx),
3759 VMX_EXIT_QUALIFICATION_DRX_REGISTER(exitQualification),
3760 VMX_EXIT_QUALIFICATION_DRX_GENREG(exitQualification));
3761 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_DEBUG;
3762 Log2(("DR7=%08x\n", pCtx->dr[7]));
3763 }
3764 else
3765 {
3766 Log2(("VMX: mov x, drx\n"));
3767 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitDRxRead);
3768 rc = EMInterpretDRxRead(pVM, pVCpu, CPUMCTX2CORE(pCtx),
3769 VMX_EXIT_QUALIFICATION_DRX_GENREG(exitQualification),
3770 VMX_EXIT_QUALIFICATION_DRX_REGISTER(exitQualification));
3771 }
3772 /* Update EIP if no error occurred. */
3773 if (RT_SUCCESS(rc))
3774 pCtx->rip += cbInstr;
3775
3776 if (rc == VINF_SUCCESS)
3777 {
3778 /* Only resume if successful. */
3779 goto ResumeExecution;
3780 }
3781 Assert(rc == VERR_EM_INTERPRETER);
3782 break;
3783 }
3784
3785 /* Note: We'll get a #GP if the IO instruction isn't allowed (IOPL or TSS bitmap); no need to double check. */
3786 case VMX_EXIT_PORT_IO: /* 30 I/O instruction. */
3787 {
3788 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3789 uint32_t uIOWidth = VMX_EXIT_QUALIFICATION_IO_WIDTH(exitQualification);
3790 uint32_t uPort;
3791 bool fIOWrite = (VMX_EXIT_QUALIFICATION_IO_DIRECTION(exitQualification) == VMX_EXIT_QUALIFICATION_IO_DIRECTION_OUT);
3792
3793 /** @todo necessary to make the distinction? */
3794 if (VMX_EXIT_QUALIFICATION_IO_ENCODING(exitQualification) == VMX_EXIT_QUALIFICATION_IO_ENCODING_DX)
3795 {
3796 uPort = pCtx->edx & 0xffff;
3797 }
3798 else
3799 uPort = VMX_EXIT_QUALIFICATION_IO_PORT(exitQualification); /* Immediate encoding. */
3800
3801 /* paranoia */
3802 if (RT_UNLIKELY(uIOWidth == 2 || uIOWidth >= 4))
3803 {
3804 rc = fIOWrite ? VINF_IOM_HC_IOPORT_WRITE : VINF_IOM_HC_IOPORT_READ;
3805 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3806 break;
3807 }
3808
3809 uint32_t cbSize = g_aIOSize[uIOWidth];
3810
3811 if (VMX_EXIT_QUALIFICATION_IO_STRING(exitQualification))
3812 {
3813 /* ins/outs */
3814 PDISCPUSTATE pDis = &pVCpu->hwaccm.s.DisState;
3815
3816 /* Disassemble manually to deal with segment prefixes. */
3817 /** @todo VMX_VMCS_EXIT_GUEST_LINEAR_ADDR contains the flat pointer operand of the instruction. */
3818 /** @todo VMX_VMCS32_RO_EXIT_INSTR_INFO also contains segment prefix info. */
3819 rc2 = EMInterpretDisasOne(pVM, pVCpu, CPUMCTX2CORE(pCtx), pDis, NULL);
3820 if (RT_SUCCESS(rc))
3821 {
3822 if (fIOWrite)
3823 {
3824 Log2(("IOMInterpretOUTSEx %RGv %x size=%d\n", (RTGCPTR)pCtx->rip, uPort, cbSize));
3825 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIOStringWrite);
3826 rc = IOMInterpretOUTSEx(pVM, CPUMCTX2CORE(pCtx), uPort, pDis->prefix, cbSize);
3827 }
3828 else
3829 {
3830 Log2(("IOMInterpretINSEx %RGv %x size=%d\n", (RTGCPTR)pCtx->rip, uPort, cbSize));
3831 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIOStringRead);
3832 rc = IOMInterpretINSEx(pVM, CPUMCTX2CORE(pCtx), uPort, pDis->prefix, cbSize);
3833 }
3834 }
3835 else
3836 rc = VINF_EM_RAW_EMULATE_INSTR;
3837 }
3838 else
3839 {
3840 /* normal in/out */
3841 uint32_t uAndVal = g_aIOOpAnd[uIOWidth];
3842
3843 Assert(!VMX_EXIT_QUALIFICATION_IO_REP(exitQualification));
3844
3845 if (fIOWrite)
3846 {
3847 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIOWrite);
3848 rc = IOMIOPortWrite(pVM, uPort, pCtx->eax & uAndVal, cbSize);
3849 if (rc == VINF_IOM_HC_IOPORT_WRITE)
3850 HWACCMR0SavePendingIOPortWrite(pVCpu, pCtx->rip, pCtx->rip + cbInstr, uPort, uAndVal, cbSize);
3851 }
3852 else
3853 {
3854 uint32_t u32Val = 0;
3855
3856 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitIORead);
3857 rc = IOMIOPortRead(pVM, uPort, &u32Val, cbSize);
3858 if (IOM_SUCCESS(rc))
3859 {
3860 /* Write back to the EAX register. */
3861 pCtx->eax = (pCtx->eax & ~uAndVal) | (u32Val & uAndVal);
3862 }
3863 else
3864 if (rc == VINF_IOM_HC_IOPORT_READ)
3865 HWACCMR0SavePendingIOPortRead(pVCpu, pCtx->rip, pCtx->rip + cbInstr, uPort, uAndVal, cbSize);
3866 }
3867 }
3868 /*
3869 * Handled the I/O return codes.
3870 * (The unhandled cases end up with rc == VINF_EM_RAW_EMULATE_INSTR.)
3871 */
3872 if (IOM_SUCCESS(rc))
3873 {
3874 /* Update EIP and continue execution. */
3875 pCtx->rip += cbInstr;
3876 if (RT_LIKELY(rc == VINF_SUCCESS))
3877 {
3878 /* If any IO breakpoints are armed, then we should check if a debug trap needs to be generated. */
3879 if (pCtx->dr[7] & X86_DR7_ENABLED_MASK)
3880 {
3881 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatDRxIOCheck);
3882 for (unsigned i=0;i<4;i++)
3883 {
3884 unsigned uBPLen = g_aIOSize[X86_DR7_GET_LEN(pCtx->dr[7], i)];
3885
3886 if ( (uPort >= pCtx->dr[i] && uPort < pCtx->dr[i] + uBPLen)
3887 && (pCtx->dr[7] & (X86_DR7_L(i) | X86_DR7_G(i)))
3888 && (pCtx->dr[7] & X86_DR7_RW(i, X86_DR7_RW_IO)) == X86_DR7_RW(i, X86_DR7_RW_IO))
3889 {
3890 uint64_t uDR6;
3891
3892 Assert(CPUMIsGuestDebugStateActive(pVCpu));
3893
3894 uDR6 = ASMGetDR6();
3895
3896 /* Clear all breakpoint status flags and set the one we just hit. */
3897 uDR6 &= ~(X86_DR6_B0|X86_DR6_B1|X86_DR6_B2|X86_DR6_B3);
3898 uDR6 |= (uint64_t)RT_BIT(i);
3899
3900 /* Note: AMD64 Architecture Programmer's Manual 13.1:
3901 * Bits 15:13 of the DR6 register is never cleared by the processor and must be cleared by software after
3902 * the contents have been read.
3903 */
3904 ASMSetDR6(uDR6);
3905
3906 /* X86_DR7_GD will be cleared if drx accesses should be trapped inside the guest. */
3907 pCtx->dr[7] &= ~X86_DR7_GD;
3908
3909 /* Paranoia. */
3910 pCtx->dr[7] &= 0xffffffff; /* upper 32 bits reserved */
3911 pCtx->dr[7] &= ~(RT_BIT(11) | RT_BIT(12) | RT_BIT(14) | RT_BIT(15)); /* must be zero */
3912 pCtx->dr[7] |= 0x400; /* must be one */
3913
3914 /* Resync DR7 */
3915 rc2 = VMXWriteVMCS64(VMX_VMCS64_GUEST_DR7, pCtx->dr[7]);
3916 AssertRC(rc2);
3917
3918 /* Construct inject info. */
3919 intInfo = X86_XCPT_DB;
3920 intInfo |= (1 << VMX_EXIT_INTERRUPTION_INFO_VALID_SHIFT);
3921 intInfo |= (VMX_EXIT_INTERRUPTION_INFO_TYPE_HWEXCPT << VMX_EXIT_INTERRUPTION_INFO_TYPE_SHIFT);
3922
3923 Log(("Inject IO debug trap at %RGv\n", (RTGCPTR)pCtx->rip));
3924 rc2 = VMXR0InjectEvent(pVM, pVCpu, pCtx, VMX_VMCS_CTRL_ENTRY_IRQ_INFO_FROM_EXIT_INT_INFO(intInfo), 0, 0);
3925 AssertRC(rc2);
3926
3927 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3928 goto ResumeExecution;
3929 }
3930 }
3931 }
3932 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3933 goto ResumeExecution;
3934 }
3935 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3936 break;
3937 }
3938
3939#ifdef VBOX_STRICT
3940 if (rc == VINF_IOM_HC_IOPORT_READ)
3941 Assert(!fIOWrite);
3942 else if (rc == VINF_IOM_HC_IOPORT_WRITE)
3943 Assert(fIOWrite);
3944 else
3945 AssertMsg(RT_FAILURE(rc) || rc == VINF_EM_RAW_EMULATE_INSTR || rc == VINF_EM_RAW_GUEST_TRAP || rc == VINF_TRPM_XCPT_DISPATCHED, ("%Rrc\n", VBOXSTRICTRC_VAL(rc)));
3946#endif
3947 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2Sub1, y1);
3948 break;
3949 }
3950
3951 case VMX_EXIT_TPR: /* 43 TPR below threshold. Guest software executed MOV to CR8. */
3952 LogFlow(("VMX_EXIT_TPR\n"));
3953 /* RIP is already set to the next instruction and the TPR has been synced back. Just resume. */
3954 goto ResumeExecution;
3955
3956 case VMX_EXIT_APIC_ACCESS: /* 44 APIC access. Guest software attempted to access memory at a physical address on the APIC-access page. */
3957 {
3958 LogFlow(("VMX_EXIT_APIC_ACCESS\n"));
3959 unsigned uAccessType = VMX_EXIT_QUALIFICATION_APIC_ACCESS_TYPE(exitQualification);
3960
3961 switch(uAccessType)
3962 {
3963 case VMX_APIC_ACCESS_TYPE_LINEAR_READ:
3964 case VMX_APIC_ACCESS_TYPE_LINEAR_WRITE:
3965 {
3966 RTGCPHYS GCPhys;
3967 PDMApicGetBase(pVM, &GCPhys);
3968 GCPhys &= PAGE_BASE_GC_MASK;
3969 GCPhys += VMX_EXIT_QUALIFICATION_APIC_ACCESS_OFFSET(exitQualification);
3970
3971 LogFlow(("Apic access at %RGp\n", GCPhys));
3972 rc = IOMMMIOPhysHandler(pVM, (uAccessType == VMX_APIC_ACCESS_TYPE_LINEAR_READ) ? 0 : X86_TRAP_PF_RW, CPUMCTX2CORE(pCtx), GCPhys);
3973 if (rc == VINF_SUCCESS)
3974 goto ResumeExecution; /* rip already updated */
3975 break;
3976 }
3977
3978 default:
3979 rc = VINF_EM_RAW_EMULATE_INSTR;
3980 break;
3981 }
3982 break;
3983 }
3984
3985 case VMX_EXIT_PREEMPTION_TIMER: /* 52 VMX-preemption timer expired. The preemption timer counted down to zero. */
3986 if (!TMTimerPollBool(pVM, pVCpu))
3987 goto ResumeExecution;
3988 rc = VINF_EM_RAW_TIMER_PENDING;
3989 break;
3990
3991 default:
3992 /* The rest is handled after syncing the entire CPU state. */
3993 break;
3994 }
3995
3996 /* Note: the guest state isn't entirely synced back at this stage. */
3997
3998 /* Investigate why there was a VM-exit. (part 2) */
3999 switch (exitReason)
4000 {
4001 case VMX_EXIT_EXCEPTION: /* 0 Exception or non-maskable interrupt (NMI). */
4002 case VMX_EXIT_EXTERNAL_IRQ: /* 1 External interrupt. */
4003 case VMX_EXIT_EPT_VIOLATION:
4004 case VMX_EXIT_EPT_MISCONFIG: /* 49 EPT misconfig is used by the PGM/MMIO optimizations. */
4005 case VMX_EXIT_PREEMPTION_TIMER: /* 52 VMX-preemption timer expired. The preemption timer counted down to zero. */
4006 /* Already handled above. */
4007 break;
4008
4009 case VMX_EXIT_TRIPLE_FAULT: /* 2 Triple fault. */
4010 rc = VINF_EM_RESET; /* Triple fault equals a reset. */
4011 break;
4012
4013 case VMX_EXIT_INIT_SIGNAL: /* 3 INIT signal. */
4014 case VMX_EXIT_SIPI: /* 4 Start-up IPI (SIPI). */
4015 rc = VINF_EM_RAW_INTERRUPT;
4016 AssertFailed(); /* Can't happen. Yet. */
4017 break;
4018
4019 case VMX_EXIT_IO_SMI_IRQ: /* 5 I/O system-management interrupt (SMI). */
4020 case VMX_EXIT_SMI_IRQ: /* 6 Other SMI. */
4021 rc = VINF_EM_RAW_INTERRUPT;
4022 AssertFailed(); /* Can't happen afaik. */
4023 break;
4024
4025 case VMX_EXIT_TASK_SWITCH: /* 9 Task switch: too complicated to emulate, so fall back to the recompiler */
4026 Log(("VMX_EXIT_TASK_SWITCH: exit=%RX64\n", exitQualification));
4027 if ( (VMX_EXIT_QUALIFICATION_TASK_SWITCH_TYPE(exitQualification) == VMX_EXIT_QUALIFICATION_TASK_SWITCH_TYPE_IDT)
4028 && pVCpu->hwaccm.s.Event.fPending)
4029 {
4030 /* Caused by an injected interrupt. */
4031 pVCpu->hwaccm.s.Event.fPending = false;
4032
4033 Log(("VMX_EXIT_TASK_SWITCH: reassert trap %d\n", VMX_EXIT_INTERRUPTION_INFO_VECTOR(pVCpu->hwaccm.s.Event.intInfo)));
4034 Assert(!VMX_EXIT_INTERRUPTION_INFO_ERROR_CODE_IS_VALID(pVCpu->hwaccm.s.Event.intInfo));
4035 rc2 = TRPMAssertTrap(pVCpu, VMX_EXIT_INTERRUPTION_INFO_VECTOR(pVCpu->hwaccm.s.Event.intInfo), TRPM_HARDWARE_INT);
4036 AssertRC(rc2);
4037 }
4038 /* else Exceptions and software interrupts can just be restarted. */
4039 rc = VERR_EM_INTERPRETER;
4040 break;
4041
4042 case VMX_EXIT_HLT: /* 12 Guest software attempted to execute HLT. */
4043 /** Check if external interrupts are pending; if so, don't switch back. */
4044 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitHlt);
4045 pCtx->rip++; /* skip hlt */
4046 if (EMShouldContinueAfterHalt(pVCpu, pCtx))
4047 goto ResumeExecution;
4048
4049 rc = VINF_EM_HALT;
4050 break;
4051
4052 case VMX_EXIT_MWAIT: /* 36 Guest software executed MWAIT. */
4053 Log2(("VMX: mwait\n"));
4054 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatExitMwait);
4055 rc = EMInterpretMWait(pVM, pVCpu, CPUMCTX2CORE(pCtx));
4056 if ( rc == VINF_EM_HALT
4057 || rc == VINF_SUCCESS)
4058 {
4059 /* Update EIP and continue execution. */
4060 pCtx->rip += cbInstr;
4061
4062 /** Check if external interrupts are pending; if so, don't switch back. */
4063 if ( rc == VINF_SUCCESS
4064 || ( rc == VINF_EM_HALT
4065 && EMShouldContinueAfterHalt(pVCpu, pCtx))
4066 )
4067 goto ResumeExecution;
4068 }
4069 AssertMsg(rc == VERR_EM_INTERPRETER || rc == VINF_EM_HALT, ("EMU: mwait failed with %Rrc\n", VBOXSTRICTRC_VAL(rc)));
4070 break;
4071
4072 case VMX_EXIT_RSM: /* 17 Guest software attempted to execute RSM in SMM. */
4073 AssertFailed(); /* can't happen. */
4074 rc = VERR_EM_INTERPRETER;
4075 break;
4076
4077 case VMX_EXIT_VMCALL: /* 18 Guest software executed VMCALL. */
4078 case VMX_EXIT_VMCLEAR: /* 19 Guest software executed VMCLEAR. */
4079 case VMX_EXIT_VMLAUNCH: /* 20 Guest software executed VMLAUNCH. */
4080 case VMX_EXIT_VMPTRLD: /* 21 Guest software executed VMPTRLD. */
4081 case VMX_EXIT_VMPTRST: /* 22 Guest software executed VMPTRST. */
4082 case VMX_EXIT_VMREAD: /* 23 Guest software executed VMREAD. */
4083 case VMX_EXIT_VMRESUME: /* 24 Guest software executed VMRESUME. */
4084 case VMX_EXIT_VMWRITE: /* 25 Guest software executed VMWRITE. */
4085 case VMX_EXIT_VMXOFF: /* 26 Guest software executed VMXOFF. */
4086 case VMX_EXIT_VMXON: /* 27 Guest software executed VMXON. */
4087 /** @todo inject #UD immediately */
4088 rc = VERR_EM_INTERPRETER;
4089 break;
4090
4091 case VMX_EXIT_CPUID: /* 10 Guest software attempted to execute CPUID. */
4092 case VMX_EXIT_RDTSC: /* 16 Guest software attempted to execute RDTSC. */
4093 case VMX_EXIT_INVPG: /* 14 Guest software attempted to execute INVPG. */
4094 case VMX_EXIT_CRX_MOVE: /* 28 Control-register accesses. */
4095 case VMX_EXIT_DRX_MOVE: /* 29 Debug-register accesses. */
4096 case VMX_EXIT_PORT_IO: /* 30 I/O instruction. */
4097 case VMX_EXIT_RDPMC: /* 15 Guest software attempted to execute RDPMC. */
4098 /* already handled above */
4099 AssertMsg( rc == VINF_PGM_CHANGE_MODE
4100 || rc == VINF_EM_RAW_INTERRUPT
4101 || rc == VERR_EM_INTERPRETER
4102 || rc == VINF_EM_RAW_EMULATE_INSTR
4103 || rc == VINF_PGM_SYNC_CR3
4104 || rc == VINF_IOM_HC_IOPORT_READ
4105 || rc == VINF_IOM_HC_IOPORT_WRITE
4106 || rc == VINF_EM_RAW_GUEST_TRAP
4107 || rc == VINF_TRPM_XCPT_DISPATCHED
4108 || rc == VINF_EM_RESCHEDULE_REM,
4109 ("rc = %d\n", VBOXSTRICTRC_VAL(rc)));
4110 break;
4111
4112 case VMX_EXIT_TPR: /* 43 TPR below threshold. Guest software executed MOV to CR8. */
4113 case VMX_EXIT_APIC_ACCESS: /* 44 APIC access. Guest software attempted to access memory at a physical address on the APIC-access page. */
4114 case VMX_EXIT_RDMSR: /* 31 RDMSR. Guest software attempted to execute RDMSR. */
4115 case VMX_EXIT_WRMSR: /* 32 WRMSR. Guest software attempted to execute WRMSR. */
4116 case VMX_EXIT_PAUSE: /* 40 Guest software attempted to execute PAUSE. */
4117 case VMX_EXIT_MONITOR: /* 39 Guest software attempted to execute MONITOR. */
4118 /* Note: If we decide to emulate them here, then we must sync the MSRs that could have been changed (sysenter, fs/gs base)!!! */
4119 rc = VERR_EM_INTERPRETER;
4120 break;
4121
4122 case VMX_EXIT_IRQ_WINDOW: /* 7 Interrupt window. */
4123 Assert(rc == VINF_EM_RAW_INTERRUPT);
4124 break;
4125
4126 case VMX_EXIT_ERR_INVALID_GUEST_STATE: /* 33 VM-entry failure due to invalid guest state. */
4127 {
4128#ifdef VBOX_STRICT
4129 RTCCUINTREG val2 = 0;
4130
4131 Log(("VMX_EXIT_ERR_INVALID_GUEST_STATE\n"));
4132
4133 VMXReadVMCS(VMX_VMCS64_GUEST_RIP, &val2);
4134 Log(("Old eip %RGv new %RGv\n", (RTGCPTR)pCtx->rip, (RTGCPTR)val2));
4135
4136 VMXReadVMCS(VMX_VMCS64_GUEST_CR0, &val2);
4137 Log(("VMX_VMCS_GUEST_CR0 %RX64\n", (uint64_t)val2));
4138
4139 VMXReadVMCS(VMX_VMCS64_GUEST_CR3, &val2);
4140 Log(("VMX_VMCS_GUEST_CR3 %RX64\n", (uint64_t)val2));
4141
4142 VMXReadVMCS(VMX_VMCS64_GUEST_CR4, &val2);
4143 Log(("VMX_VMCS_GUEST_CR4 %RX64\n", (uint64_t)val2));
4144
4145 VMXReadVMCS(VMX_VMCS_GUEST_RFLAGS, &val2);
4146 Log(("VMX_VMCS_GUEST_RFLAGS %08x\n", val2));
4147
4148 VMX_LOG_SELREG(CS, "CS", val2);
4149 VMX_LOG_SELREG(DS, "DS", val2);
4150 VMX_LOG_SELREG(ES, "ES", val2);
4151 VMX_LOG_SELREG(FS, "FS", val2);
4152 VMX_LOG_SELREG(GS, "GS", val2);
4153 VMX_LOG_SELREG(SS, "SS", val2);
4154 VMX_LOG_SELREG(TR, "TR", val2);
4155 VMX_LOG_SELREG(LDTR, "LDTR", val2);
4156
4157 VMXReadVMCS(VMX_VMCS64_GUEST_GDTR_BASE, &val2);
4158 Log(("VMX_VMCS_GUEST_GDTR_BASE %RX64\n", (uint64_t)val2));
4159 VMXReadVMCS(VMX_VMCS64_GUEST_IDTR_BASE, &val2);
4160 Log(("VMX_VMCS_GUEST_IDTR_BASE %RX64\n", (uint64_t)val2));
4161#endif /* VBOX_STRICT */
4162 rc = VERR_VMX_INVALID_GUEST_STATE;
4163 break;
4164 }
4165
4166 case VMX_EXIT_ERR_MSR_LOAD: /* 34 VM-entry failure due to MSR loading. */
4167 case VMX_EXIT_ERR_MACHINE_CHECK: /* 41 VM-entry failure due to machine-check. */
4168 default:
4169 rc = VERR_VMX_UNEXPECTED_EXIT_CODE;
4170 AssertMsgFailed(("Unexpected exit code %d\n", exitReason)); /* Can't happen. */
4171 break;
4172
4173 }
4174end:
4175
4176 /* We now going back to ring-3, so clear the action flag. */
4177 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TO_R3);
4178
4179 /* Signal changes for the recompiler. */
4180 CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_SYSENTER_MSR | CPUM_CHANGED_LDTR | CPUM_CHANGED_GDTR | CPUM_CHANGED_IDTR | CPUM_CHANGED_TR | CPUM_CHANGED_HIDDEN_SEL_REGS);
4181
4182 /* If we executed vmlaunch/vmresume and an external irq was pending, then we don't have to do a full sync the next time. */
4183 if ( exitReason == VMX_EXIT_EXTERNAL_IRQ
4184 && !VMX_EXIT_INTERRUPTION_INFO_VALID(intInfo))
4185 {
4186 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatPendingHostIrq);
4187 /* On the next entry we'll only sync the host context. */
4188 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_HOST_CONTEXT;
4189 }
4190 else
4191 {
4192 /* On the next entry we'll sync everything. */
4193 /** @todo we can do better than this */
4194 /* Not in the VINF_PGM_CHANGE_MODE though! */
4195 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_ALL;
4196 }
4197
4198 /* translate into a less severe return code */
4199 if (rc == VERR_EM_INTERPRETER)
4200 rc = VINF_EM_RAW_EMULATE_INSTR;
4201 else
4202 /* Try to extract more information about what might have gone wrong here. */
4203 if (rc == VERR_VMX_INVALID_VMCS_PTR)
4204 {
4205 VMXGetActivateVMCS(&pVCpu->hwaccm.s.vmx.lasterror.u64VMCSPhys);
4206 pVCpu->hwaccm.s.vmx.lasterror.ulVMCSRevision = *(uint32_t *)pVCpu->hwaccm.s.vmx.pVMCS;
4207 pVCpu->hwaccm.s.vmx.lasterror.idEnteredCpu = pVCpu->hwaccm.s.idEnteredCpu;
4208 pVCpu->hwaccm.s.vmx.lasterror.idCurrentCpu = RTMpCpuId();
4209 }
4210
4211 /* Just set the correct state here instead of trying to catch every goto above. */
4212 VMCPU_CMPXCHG_STATE(pVCpu, VMCPUSTATE_STARTED, VMCPUSTATE_STARTED_EXEC);
4213
4214#ifdef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
4215 /* Restore interrupts if we exitted after disabling them. */
4216 if (uOldEFlags != ~(RTCCUINTREG)0)
4217 ASMSetFlags(uOldEFlags);
4218#endif
4219
4220 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit2, x);
4221 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatExit1, x);
4222 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatEntry, x);
4223 Log2(("X"));
4224 return VBOXSTRICTRC_TODO(rc);
4225}
4226
4227
4228/**
4229 * Enters the VT-x session
4230 *
4231 * @returns VBox status code.
4232 * @param pVM The VM to operate on.
4233 * @param pVCpu The VMCPU to operate on.
4234 * @param pCpu CPU info struct
4235 */
4236VMMR0DECL(int) VMXR0Enter(PVM pVM, PVMCPU pVCpu, PHWACCM_CPUINFO pCpu)
4237{
4238 Assert(pVM->hwaccm.s.vmx.fSupported);
4239
4240 unsigned cr4 = ASMGetCR4();
4241 if (!(cr4 & X86_CR4_VMXE))
4242 {
4243 AssertMsgFailed(("X86_CR4_VMXE should be set!\n"));
4244 return VERR_VMX_X86_CR4_VMXE_CLEARED;
4245 }
4246
4247 /* Activate the VM Control Structure. */
4248 int rc = VMXActivateVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
4249 if (RT_FAILURE(rc))
4250 return rc;
4251
4252 pVCpu->hwaccm.s.fResumeVM = false;
4253 return VINF_SUCCESS;
4254}
4255
4256
4257/**
4258 * Leaves the VT-x session
4259 *
4260 * @returns VBox status code.
4261 * @param pVM The VM to operate on.
4262 * @param pVCpu The VMCPU to operate on.
4263 * @param pCtx CPU context
4264 */
4265VMMR0DECL(int) VMXR0Leave(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
4266{
4267 Assert(pVM->hwaccm.s.vmx.fSupported);
4268
4269#ifdef DEBUG
4270 if (CPUMIsHyperDebugStateActive(pVCpu))
4271 {
4272 CPUMR0LoadHostDebugState(pVM, pVCpu);
4273 Assert(pVCpu->hwaccm.s.vmx.proc_ctls & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT);
4274 }
4275 else
4276#endif
4277 /* Save the guest debug state if necessary. */
4278 if (CPUMIsGuestDebugStateActive(pVCpu))
4279 {
4280 CPUMR0SaveGuestDebugState(pVM, pVCpu, pCtx, true /* save DR6 */);
4281
4282 /* Enable drx move intercepts again. */
4283 pVCpu->hwaccm.s.vmx.proc_ctls |= VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT;
4284 int rc = VMXWriteVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, pVCpu->hwaccm.s.vmx.proc_ctls);
4285 AssertRC(rc);
4286
4287 /* Resync the debug registers the next time. */
4288 pVCpu->hwaccm.s.fContextUseFlags |= HWACCM_CHANGED_GUEST_DEBUG;
4289 }
4290 else
4291 Assert(pVCpu->hwaccm.s.vmx.proc_ctls & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT);
4292
4293 /* Clear VM Control Structure. Marking it inactive, clearing implementation specific data and writing back VMCS data to memory. */
4294 int rc = VMXClearVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
4295 AssertRC(rc);
4296
4297 return VINF_SUCCESS;
4298}
4299
4300/**
4301 * Flush the TLB (EPT)
4302 *
4303 * @returns VBox status code.
4304 * @param pVM The VM to operate on.
4305 * @param pVCpu The VM CPU to operate on.
4306 * @param enmFlush Type of flush
4307 * @param GCPhys Physical address of the page to flush
4308 */
4309static void vmxR0FlushEPT(PVM pVM, PVMCPU pVCpu, VMX_FLUSH enmFlush, RTGCPHYS GCPhys)
4310{
4311 uint64_t descriptor[2];
4312
4313 LogFlow(("vmxR0FlushEPT %d %RGv\n", enmFlush, GCPhys));
4314 Assert(pVM->hwaccm.s.fNestedPaging);
4315 descriptor[0] = pVCpu->hwaccm.s.vmx.GCPhysEPTP;
4316 descriptor[1] = GCPhys;
4317 int rc = VMXR0InvEPT(enmFlush, &descriptor[0]);
4318 AssertRC(rc);
4319}
4320
4321#ifdef HWACCM_VTX_WITH_VPID
4322/**
4323 * Flush the TLB (EPT)
4324 *
4325 * @returns VBox status code.
4326 * @param pVM The VM to operate on.
4327 * @param pVCpu The VM CPU to operate on.
4328 * @param enmFlush Type of flush
4329 * @param GCPtr Virtual address of the page to flush
4330 */
4331static void vmxR0FlushVPID(PVM pVM, PVMCPU pVCpu, VMX_FLUSH enmFlush, RTGCPTR GCPtr)
4332{
4333#if HC_ARCH_BITS == 32
4334 /* If we get a flush in 64 bits guest mode, then force a full TLB flush. Invvpid probably takes only 32 bits addresses. (@todo) */
4335 if ( CPUMIsGuestInLongMode(pVCpu)
4336 && !VMX_IS_64BIT_HOST_MODE())
4337 {
4338 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
4339 }
4340 else
4341#endif
4342 {
4343 uint64_t descriptor[2];
4344
4345 Assert(pVM->hwaccm.s.vmx.fVPID);
4346 descriptor[0] = pVCpu->hwaccm.s.uCurrentASID;
4347 descriptor[1] = GCPtr;
4348 int rc = VMXR0InvVPID(enmFlush, &descriptor[0]);
4349 AssertMsg(rc == VINF_SUCCESS, ("VMXR0InvVPID %x %x %RGv failed with %d\n", enmFlush, pVCpu->hwaccm.s.uCurrentASID, GCPtr, rc));
4350 }
4351}
4352#endif /* HWACCM_VTX_WITH_VPID */
4353
4354/**
4355 * Invalidates a guest page
4356 *
4357 * @returns VBox status code.
4358 * @param pVM The VM to operate on.
4359 * @param pVCpu The VM CPU to operate on.
4360 * @param GCVirt Page to invalidate
4361 */
4362VMMR0DECL(int) VMXR0InvalidatePage(PVM pVM, PVMCPU pVCpu, RTGCPTR GCVirt)
4363{
4364 bool fFlushPending = VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH);
4365
4366 Log2(("VMXR0InvalidatePage %RGv\n", GCVirt));
4367
4368 /* Only relevant if we want to use VPID.
4369 * In the nested paging case we still see such calls, but
4370 * can safely ignore them. (e.g. after cr3 updates)
4371 */
4372#ifdef HWACCM_VTX_WITH_VPID
4373 /* Skip it if a TLB flush is already pending. */
4374 if ( !fFlushPending
4375 && pVM->hwaccm.s.vmx.fVPID)
4376 vmxR0FlushVPID(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushPage, GCVirt);
4377#endif /* HWACCM_VTX_WITH_VPID */
4378
4379 return VINF_SUCCESS;
4380}
4381
4382/**
4383 * Invalidates a guest page by physical address
4384 *
4385 * NOTE: Assumes the current instruction references this physical page though a virtual address!!
4386 *
4387 * @returns VBox status code.
4388 * @param pVM The VM to operate on.
4389 * @param pVCpu The VM CPU to operate on.
4390 * @param GCPhys Page to invalidate
4391 */
4392VMMR0DECL(int) VMXR0InvalidatePhysPage(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys)
4393{
4394 bool fFlushPending = VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH);
4395
4396 Assert(pVM->hwaccm.s.fNestedPaging);
4397
4398 LogFlow(("VMXR0InvalidatePhysPage %RGp\n", GCPhys));
4399
4400 /* Skip it if a TLB flush is already pending. */
4401 if (!fFlushPending)
4402 vmxR0FlushEPT(pVM, pVCpu, pVM->hwaccm.s.vmx.enmFlushPage, GCPhys);
4403
4404 return VINF_SUCCESS;
4405}
4406
4407/**
4408 * Report world switch error and dump some useful debug info
4409 *
4410 * @param pVM The VM to operate on.
4411 * @param pVCpu The VMCPU to operate on.
4412 * @param rc Return code
4413 * @param pCtx Current CPU context (not updated)
4414 */
4415static void VMXR0ReportWorldSwitchError(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rc, PCPUMCTX pCtx)
4416{
4417 switch (VBOXSTRICTRC_VAL(rc))
4418 {
4419 case VERR_VMX_INVALID_VMXON_PTR:
4420 AssertFailed();
4421 break;
4422
4423 case VERR_VMX_UNABLE_TO_START_VM:
4424 case VERR_VMX_UNABLE_TO_RESUME_VM:
4425 {
4426 int rc2;
4427 RTCCUINTREG exitReason, instrError;
4428
4429 rc2 = VMXReadVMCS(VMX_VMCS32_RO_EXIT_REASON, &exitReason);
4430 rc2 |= VMXReadVMCS(VMX_VMCS32_RO_VM_INSTR_ERROR, &instrError);
4431 AssertRC(rc2);
4432 if (rc2 == VINF_SUCCESS)
4433 {
4434 Log(("Unable to start/resume VM for reason: %x. Instruction error %x\n", (uint32_t)exitReason, (uint32_t)instrError));
4435 Log(("Current stack %08x\n", &rc2));
4436
4437 pVCpu->hwaccm.s.vmx.lasterror.ulInstrError = instrError;
4438 pVCpu->hwaccm.s.vmx.lasterror.ulExitReason = exitReason;
4439
4440#ifdef VBOX_STRICT
4441 RTGDTR gdtr;
4442 PCX86DESCHC pDesc;
4443 RTCCUINTREG val;
4444
4445 ASMGetGDTR(&gdtr);
4446
4447 VMXReadVMCS(VMX_VMCS64_GUEST_RIP, &val);
4448 Log(("Old eip %RGv new %RGv\n", (RTGCPTR)pCtx->rip, (RTGCPTR)val));
4449 VMXReadVMCS(VMX_VMCS_CTRL_PIN_EXEC_CONTROLS, &val);
4450 Log(("VMX_VMCS_CTRL_PIN_EXEC_CONTROLS %08x\n", val));
4451 VMXReadVMCS(VMX_VMCS_CTRL_PROC_EXEC_CONTROLS, &val);
4452 Log(("VMX_VMCS_CTRL_PROC_EXEC_CONTROLS %08x\n", val));
4453 VMXReadVMCS(VMX_VMCS_CTRL_ENTRY_CONTROLS, &val);
4454 Log(("VMX_VMCS_CTRL_ENTRY_CONTROLS %08x\n", val));
4455 VMXReadVMCS(VMX_VMCS_CTRL_EXIT_CONTROLS, &val);
4456 Log(("VMX_VMCS_CTRL_EXIT_CONTROLS %08x\n", val));
4457
4458 VMXReadVMCS(VMX_VMCS_HOST_CR0, &val);
4459 Log(("VMX_VMCS_HOST_CR0 %08x\n", val));
4460
4461 VMXReadVMCS(VMX_VMCS_HOST_CR3, &val);
4462 Log(("VMX_VMCS_HOST_CR3 %08x\n", val));
4463
4464 VMXReadVMCS(VMX_VMCS_HOST_CR4, &val);
4465 Log(("VMX_VMCS_HOST_CR4 %08x\n", val));
4466
4467 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_CS, &val);
4468 Log(("VMX_VMCS_HOST_FIELD_CS %08x\n", val));
4469
4470 VMXReadVMCS(VMX_VMCS_GUEST_RFLAGS, &val);
4471 Log(("VMX_VMCS_GUEST_RFLAGS %08x\n", val));
4472
4473 if (val < gdtr.cbGdt)
4474 {
4475 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4476 HWACCMR0DumpDescriptor(pDesc, val, "CS: ");
4477 }
4478
4479 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_DS, &val);
4480 Log(("VMX_VMCS_HOST_FIELD_DS %08x\n", val));
4481 if (val < gdtr.cbGdt)
4482 {
4483 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4484 HWACCMR0DumpDescriptor(pDesc, val, "DS: ");
4485 }
4486
4487 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_ES, &val);
4488 Log(("VMX_VMCS_HOST_FIELD_ES %08x\n", val));
4489 if (val < gdtr.cbGdt)
4490 {
4491 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4492 HWACCMR0DumpDescriptor(pDesc, val, "ES: ");
4493 }
4494
4495 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_FS, &val);
4496 Log(("VMX_VMCS16_HOST_FIELD_FS %08x\n", val));
4497 if (val < gdtr.cbGdt)
4498 {
4499 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4500 HWACCMR0DumpDescriptor(pDesc, val, "FS: ");
4501 }
4502
4503 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_GS, &val);
4504 Log(("VMX_VMCS16_HOST_FIELD_GS %08x\n", val));
4505 if (val < gdtr.cbGdt)
4506 {
4507 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4508 HWACCMR0DumpDescriptor(pDesc, val, "GS: ");
4509 }
4510
4511 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_SS, &val);
4512 Log(("VMX_VMCS16_HOST_FIELD_SS %08x\n", val));
4513 if (val < gdtr.cbGdt)
4514 {
4515 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4516 HWACCMR0DumpDescriptor(pDesc, val, "SS: ");
4517 }
4518
4519 VMXReadVMCS(VMX_VMCS16_HOST_FIELD_TR, &val);
4520 Log(("VMX_VMCS16_HOST_FIELD_TR %08x\n", val));
4521 if (val < gdtr.cbGdt)
4522 {
4523 pDesc = (PCX86DESCHC)(gdtr.pGdt + (val & X86_SEL_MASK));
4524 HWACCMR0DumpDescriptor(pDesc, val, "TR: ");
4525 }
4526
4527 VMXReadVMCS(VMX_VMCS_HOST_TR_BASE, &val);
4528 Log(("VMX_VMCS_HOST_TR_BASE %RHv\n", val));
4529
4530 VMXReadVMCS(VMX_VMCS_HOST_GDTR_BASE, &val);
4531 Log(("VMX_VMCS_HOST_GDTR_BASE %RHv\n", val));
4532 VMXReadVMCS(VMX_VMCS_HOST_IDTR_BASE, &val);
4533 Log(("VMX_VMCS_HOST_IDTR_BASE %RHv\n", val));
4534
4535 VMXReadVMCS(VMX_VMCS32_HOST_SYSENTER_CS, &val);
4536 Log(("VMX_VMCS_HOST_SYSENTER_CS %08x\n", val));
4537
4538 VMXReadVMCS(VMX_VMCS_HOST_SYSENTER_EIP, &val);
4539 Log(("VMX_VMCS_HOST_SYSENTER_EIP %RHv\n", val));
4540
4541 VMXReadVMCS(VMX_VMCS_HOST_SYSENTER_ESP, &val);
4542 Log(("VMX_VMCS_HOST_SYSENTER_ESP %RHv\n", val));
4543
4544 VMXReadVMCS(VMX_VMCS_HOST_RSP, &val);
4545 Log(("VMX_VMCS_HOST_RSP %RHv\n", val));
4546 VMXReadVMCS(VMX_VMCS_HOST_RIP, &val);
4547 Log(("VMX_VMCS_HOST_RIP %RHv\n", val));
4548
4549# if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
4550 if (VMX_IS_64BIT_HOST_MODE())
4551 {
4552 Log(("MSR_K6_EFER = %RX64\n", ASMRdMsr(MSR_K6_EFER)));
4553 Log(("MSR_K6_STAR = %RX64\n", ASMRdMsr(MSR_K6_STAR)));
4554 Log(("MSR_K8_LSTAR = %RX64\n", ASMRdMsr(MSR_K8_LSTAR)));
4555 Log(("MSR_K8_CSTAR = %RX64\n", ASMRdMsr(MSR_K8_CSTAR)));
4556 Log(("MSR_K8_SF_MASK = %RX64\n", ASMRdMsr(MSR_K8_SF_MASK)));
4557 }
4558# endif
4559#endif /* VBOX_STRICT */
4560 }
4561 break;
4562 }
4563
4564 default:
4565 /* impossible */
4566 AssertMsgFailed(("%Rrc (%#x)\n", VBOXSTRICTRC_VAL(rc), VBOXSTRICTRC_VAL(rc)));
4567 break;
4568 }
4569}
4570
4571#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
4572/**
4573 * Prepares for and executes VMLAUNCH (64 bits guest mode)
4574 *
4575 * @returns VBox status code
4576 * @param fResume vmlauch/vmresume
4577 * @param pCtx Guest context
4578 * @param pCache VMCS cache
4579 * @param pVM The VM to operate on.
4580 * @param pVCpu The VMCPU to operate on.
4581 */
4582DECLASM(int) VMXR0SwitcherStartVM64(RTHCUINT fResume, PCPUMCTX pCtx, PVMCSCACHE pCache, PVM pVM, PVMCPU pVCpu)
4583{
4584 uint32_t aParam[6];
4585 PHWACCM_CPUINFO pCpu;
4586 RTHCPHYS pPageCpuPhys;
4587 int rc;
4588
4589 pCpu = HWACCMR0GetCurrentCpu();
4590 pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
4591
4592#ifdef VBOX_WITH_CRASHDUMP_MAGIC
4593 pCache->uPos = 1;
4594 pCache->interPD = PGMGetInterPaeCR3(pVM);
4595 pCache->pSwitcher = (uint64_t)pVM->hwaccm.s.pfnHost32ToGuest64R0;
4596#endif
4597
4598#ifdef DEBUG
4599 pCache->TestIn.pPageCpuPhys = 0;
4600 pCache->TestIn.pVMCSPhys = 0;
4601 pCache->TestIn.pCache = 0;
4602 pCache->TestOut.pVMCSPhys = 0;
4603 pCache->TestOut.pCache = 0;
4604 pCache->TestOut.pCtx = 0;
4605 pCache->TestOut.eflags = 0;
4606#endif
4607
4608 aParam[0] = (uint32_t)(pPageCpuPhys); /* Param 1: VMXON physical address - Lo. */
4609 aParam[1] = (uint32_t)(pPageCpuPhys >> 32); /* Param 1: VMXON physical address - Hi. */
4610 aParam[2] = (uint32_t)(pVCpu->hwaccm.s.vmx.pVMCSPhys); /* Param 2: VMCS physical address - Lo. */
4611 aParam[3] = (uint32_t)(pVCpu->hwaccm.s.vmx.pVMCSPhys >> 32); /* Param 2: VMCS physical address - Hi. */
4612 aParam[4] = VM_RC_ADDR(pVM, &pVM->aCpus[pVCpu->idCpu].hwaccm.s.vmx.VMCSCache);
4613 aParam[5] = 0;
4614
4615#ifdef VBOX_WITH_CRASHDUMP_MAGIC
4616 pCtx->dr[4] = pVM->hwaccm.s.vmx.pScratchPhys + 16 + 8;
4617 *(uint32_t *)(pVM->hwaccm.s.vmx.pScratch + 16 + 8) = 1;
4618#endif
4619 rc = VMXR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnVMXGCStartVM64, 6, &aParam[0]);
4620
4621#ifdef VBOX_WITH_CRASHDUMP_MAGIC
4622 Assert(*(uint32_t *)(pVM->hwaccm.s.vmx.pScratch + 16 + 8) == 5);
4623 Assert(pCtx->dr[4] == 10);
4624 *(uint32_t *)(pVM->hwaccm.s.vmx.pScratch + 16 + 8) = 0xff;
4625#endif
4626
4627#ifdef DEBUG
4628 AssertMsg(pCache->TestIn.pPageCpuPhys == pPageCpuPhys, ("%RHp vs %RHp\n", pCache->TestIn.pPageCpuPhys, pPageCpuPhys));
4629 AssertMsg(pCache->TestIn.pVMCSPhys == pVCpu->hwaccm.s.vmx.pVMCSPhys, ("%RHp vs %RHp\n", pCache->TestIn.pVMCSPhys, pVCpu->hwaccm.s.vmx.pVMCSPhys));
4630 AssertMsg(pCache->TestIn.pVMCSPhys == pCache->TestOut.pVMCSPhys, ("%RHp vs %RHp\n", pCache->TestIn.pVMCSPhys, pCache->TestOut.pVMCSPhys));
4631 AssertMsg(pCache->TestIn.pCache == pCache->TestOut.pCache, ("%RGv vs %RGv\n", pCache->TestIn.pCache, pCache->TestOut.pCache));
4632 AssertMsg(pCache->TestIn.pCache == VM_RC_ADDR(pVM, &pVM->aCpus[pVCpu->idCpu].hwaccm.s.vmx.VMCSCache), ("%RGv vs %RGv\n", pCache->TestIn.pCache, VM_RC_ADDR(pVM, &pVM->aCpus[pVCpu->idCpu].hwaccm.s.vmx.VMCSCache)));
4633 AssertMsg(pCache->TestIn.pCtx == pCache->TestOut.pCtx, ("%RGv vs %RGv\n", pCache->TestIn.pCtx, pCache->TestOut.pCtx));
4634 Assert(!(pCache->TestOut.eflags & X86_EFL_IF));
4635#endif
4636 return rc;
4637}
4638
4639/**
4640 * Executes the specified handler in 64 mode
4641 *
4642 * @returns VBox status code.
4643 * @param pVM The VM to operate on.
4644 * @param pVCpu The VMCPU to operate on.
4645 * @param pCtx Guest context
4646 * @param pfnHandler RC handler
4647 * @param cbParam Number of parameters
4648 * @param paParam Array of 32 bits parameters
4649 */
4650VMMR0DECL(int) VMXR0Execute64BitsHandler(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTRCPTR pfnHandler, uint32_t cbParam, uint32_t *paParam)
4651{
4652 int rc, rc2;
4653 PHWACCM_CPUINFO pCpu;
4654 RTHCPHYS pPageCpuPhys;
4655 RTHCUINTREG uOldEFlags;
4656
4657 AssertReturn(pVM->hwaccm.s.pfnHost32ToGuest64R0, VERR_INTERNAL_ERROR);
4658 Assert(pfnHandler);
4659 Assert(pVCpu->hwaccm.s.vmx.VMCSCache.Write.cValidEntries <= RT_ELEMENTS(pVCpu->hwaccm.s.vmx.VMCSCache.Write.aField));
4660 Assert(pVCpu->hwaccm.s.vmx.VMCSCache.Read.cValidEntries <= RT_ELEMENTS(pVCpu->hwaccm.s.vmx.VMCSCache.Read.aField));
4661
4662#ifdef VBOX_STRICT
4663 for (unsigned i=0;i<pVCpu->hwaccm.s.vmx.VMCSCache.Write.cValidEntries;i++)
4664 Assert(vmxR0IsValidWriteField(pVCpu->hwaccm.s.vmx.VMCSCache.Write.aField[i]));
4665
4666 for (unsigned i=0;i<pVCpu->hwaccm.s.vmx.VMCSCache.Read.cValidEntries;i++)
4667 Assert(vmxR0IsValidReadField(pVCpu->hwaccm.s.vmx.VMCSCache.Read.aField[i]));
4668#endif
4669
4670 /* Disable interrupts. */
4671 uOldEFlags = ASMIntDisableFlags();
4672
4673 pCpu = HWACCMR0GetCurrentCpu();
4674 pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
4675
4676 /* Clear VM Control Structure. Marking it inactive, clearing implementation specific data and writing back VMCS data to memory. */
4677 VMXClearVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
4678
4679 /* Leave VMX Root Mode. */
4680 VMXDisable();
4681
4682 ASMSetCR4(ASMGetCR4() & ~X86_CR4_VMXE);
4683
4684 CPUMSetHyperESP(pVCpu, VMMGetStackRC(pVCpu));
4685 CPUMSetHyperEIP(pVCpu, pfnHandler);
4686 for (int i=(int)cbParam-1;i>=0;i--)
4687 CPUMPushHyper(pVCpu, paParam[i]);
4688
4689 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatWorldSwitch3264, z);
4690 /* Call switcher. */
4691 rc = pVM->hwaccm.s.pfnHost32ToGuest64R0(pVM, RT_OFFSETOF(VM, aCpus[pVCpu->idCpu].cpum) - RT_OFFSETOF(VM, cpum));
4692 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatWorldSwitch3264, z);
4693
4694 /* Make sure the VMX instructions don't cause #UD faults. */
4695 ASMSetCR4(ASMGetCR4() | X86_CR4_VMXE);
4696
4697 /* Enter VMX Root Mode */
4698 rc2 = VMXEnable(pPageCpuPhys);
4699 if (RT_FAILURE(rc2))
4700 {
4701 ASMSetCR4(ASMGetCR4() & ~X86_CR4_VMXE);
4702 ASMSetFlags(uOldEFlags);
4703 return VERR_VMX_VMXON_FAILED;
4704 }
4705
4706 rc2 = VMXActivateVMCS(pVCpu->hwaccm.s.vmx.pVMCSPhys);
4707 AssertRC(rc2);
4708 Assert(!(ASMGetFlags() & X86_EFL_IF));
4709 ASMSetFlags(uOldEFlags);
4710 return rc;
4711}
4712
4713#endif /* HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL) */
4714
4715
4716#if HC_ARCH_BITS == 32 && !defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
4717/**
4718 * Executes VMWRITE
4719 *
4720 * @returns VBox status code
4721 * @param pVCpu The VMCPU to operate on.
4722 * @param idxField VMCS index
4723 * @param u64Val 16, 32 or 64 bits value
4724 */
4725VMMR0DECL(int) VMXWriteVMCS64Ex(PVMCPU pVCpu, uint32_t idxField, uint64_t u64Val)
4726{
4727 int rc;
4728
4729 switch (idxField)
4730 {
4731 case VMX_VMCS_CTRL_TSC_OFFSET_FULL:
4732 case VMX_VMCS_CTRL_IO_BITMAP_A_FULL:
4733 case VMX_VMCS_CTRL_IO_BITMAP_B_FULL:
4734 case VMX_VMCS_CTRL_MSR_BITMAP_FULL:
4735 case VMX_VMCS_CTRL_VMEXIT_MSR_STORE_FULL:
4736 case VMX_VMCS_CTRL_VMEXIT_MSR_LOAD_FULL:
4737 case VMX_VMCS_CTRL_VMENTRY_MSR_LOAD_FULL:
4738 case VMX_VMCS_CTRL_VAPIC_PAGEADDR_FULL:
4739 case VMX_VMCS_CTRL_APIC_ACCESSADDR_FULL:
4740 case VMX_VMCS_GUEST_LINK_PTR_FULL:
4741 case VMX_VMCS_GUEST_PDPTR0_FULL:
4742 case VMX_VMCS_GUEST_PDPTR1_FULL:
4743 case VMX_VMCS_GUEST_PDPTR2_FULL:
4744 case VMX_VMCS_GUEST_PDPTR3_FULL:
4745 case VMX_VMCS_GUEST_DEBUGCTL_FULL:
4746 case VMX_VMCS_GUEST_EFER_FULL:
4747 case VMX_VMCS_CTRL_EPTP_FULL:
4748 /* These fields consist of two parts, which are both writable in 32 bits mode. */
4749 rc = VMXWriteVMCS32(idxField, u64Val);
4750 rc |= VMXWriteVMCS32(idxField + 1, (uint32_t)(u64Val >> 32ULL));
4751 AssertRC(rc);
4752 return rc;
4753
4754 case VMX_VMCS64_GUEST_LDTR_BASE:
4755 case VMX_VMCS64_GUEST_TR_BASE:
4756 case VMX_VMCS64_GUEST_GDTR_BASE:
4757 case VMX_VMCS64_GUEST_IDTR_BASE:
4758 case VMX_VMCS64_GUEST_SYSENTER_EIP:
4759 case VMX_VMCS64_GUEST_SYSENTER_ESP:
4760 case VMX_VMCS64_GUEST_CR0:
4761 case VMX_VMCS64_GUEST_CR4:
4762 case VMX_VMCS64_GUEST_CR3:
4763 case VMX_VMCS64_GUEST_DR7:
4764 case VMX_VMCS64_GUEST_RIP:
4765 case VMX_VMCS64_GUEST_RSP:
4766 case VMX_VMCS64_GUEST_CS_BASE:
4767 case VMX_VMCS64_GUEST_DS_BASE:
4768 case VMX_VMCS64_GUEST_ES_BASE:
4769 case VMX_VMCS64_GUEST_FS_BASE:
4770 case VMX_VMCS64_GUEST_GS_BASE:
4771 case VMX_VMCS64_GUEST_SS_BASE:
4772 /* Queue a 64 bits value as we can't set it in 32 bits host mode. */
4773 if (u64Val >> 32ULL)
4774 rc = VMXWriteCachedVMCSEx(pVCpu, idxField, u64Val);
4775 else
4776 rc = VMXWriteVMCS32(idxField, (uint32_t)u64Val);
4777
4778 return rc;
4779
4780 default:
4781 AssertMsgFailed(("Unexpected field %x\n", idxField));
4782 return VERR_INVALID_PARAMETER;
4783 }
4784}
4785
4786/**
4787 * Cache VMCS writes for performance reasons (Darwin) and for running 64 bits guests on 32 bits hosts.
4788 *
4789 * @param pVCpu The VMCPU to operate on.
4790 * @param idxField VMCS field
4791 * @param u64Val Value
4792 */
4793VMMR0DECL(int) VMXWriteCachedVMCSEx(PVMCPU pVCpu, uint32_t idxField, uint64_t u64Val)
4794{
4795 PVMCSCACHE pCache = &pVCpu->hwaccm.s.vmx.VMCSCache;
4796
4797 AssertMsgReturn(pCache->Write.cValidEntries < VMCSCACHE_MAX_ENTRY - 1, ("entries=%x\n", pCache->Write.cValidEntries), VERR_ACCESS_DENIED);
4798
4799 /* Make sure there are no duplicates. */
4800 for (unsigned i=0;i<pCache->Write.cValidEntries;i++)
4801 {
4802 if (pCache->Write.aField[i] == idxField)
4803 {
4804 pCache->Write.aFieldVal[i] = u64Val;
4805 return VINF_SUCCESS;
4806 }
4807 }
4808
4809 pCache->Write.aField[pCache->Write.cValidEntries] = idxField;
4810 pCache->Write.aFieldVal[pCache->Write.cValidEntries] = u64Val;
4811 pCache->Write.cValidEntries++;
4812 return VINF_SUCCESS;
4813}
4814
4815#endif /* HC_ARCH_BITS == 32 && !VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 */
4816
4817#ifdef VBOX_STRICT
4818static bool vmxR0IsValidReadField(uint32_t idxField)
4819{
4820 switch(idxField)
4821 {
4822 case VMX_VMCS64_GUEST_RIP:
4823 case VMX_VMCS64_GUEST_RSP:
4824 case VMX_VMCS_GUEST_RFLAGS:
4825 case VMX_VMCS32_GUEST_INTERRUPTIBILITY_STATE:
4826 case VMX_VMCS_CTRL_CR0_READ_SHADOW:
4827 case VMX_VMCS64_GUEST_CR0:
4828 case VMX_VMCS_CTRL_CR4_READ_SHADOW:
4829 case VMX_VMCS64_GUEST_CR4:
4830 case VMX_VMCS64_GUEST_DR7:
4831 case VMX_VMCS32_GUEST_SYSENTER_CS:
4832 case VMX_VMCS64_GUEST_SYSENTER_EIP:
4833 case VMX_VMCS64_GUEST_SYSENTER_ESP:
4834 case VMX_VMCS32_GUEST_GDTR_LIMIT:
4835 case VMX_VMCS64_GUEST_GDTR_BASE:
4836 case VMX_VMCS32_GUEST_IDTR_LIMIT:
4837 case VMX_VMCS64_GUEST_IDTR_BASE:
4838 case VMX_VMCS16_GUEST_FIELD_CS:
4839 case VMX_VMCS32_GUEST_CS_LIMIT:
4840 case VMX_VMCS64_GUEST_CS_BASE:
4841 case VMX_VMCS32_GUEST_CS_ACCESS_RIGHTS:
4842 case VMX_VMCS16_GUEST_FIELD_DS:
4843 case VMX_VMCS32_GUEST_DS_LIMIT:
4844 case VMX_VMCS64_GUEST_DS_BASE:
4845 case VMX_VMCS32_GUEST_DS_ACCESS_RIGHTS:
4846 case VMX_VMCS16_GUEST_FIELD_ES:
4847 case VMX_VMCS32_GUEST_ES_LIMIT:
4848 case VMX_VMCS64_GUEST_ES_BASE:
4849 case VMX_VMCS32_GUEST_ES_ACCESS_RIGHTS:
4850 case VMX_VMCS16_GUEST_FIELD_FS:
4851 case VMX_VMCS32_GUEST_FS_LIMIT:
4852 case VMX_VMCS64_GUEST_FS_BASE:
4853 case VMX_VMCS32_GUEST_FS_ACCESS_RIGHTS:
4854 case VMX_VMCS16_GUEST_FIELD_GS:
4855 case VMX_VMCS32_GUEST_GS_LIMIT:
4856 case VMX_VMCS64_GUEST_GS_BASE:
4857 case VMX_VMCS32_GUEST_GS_ACCESS_RIGHTS:
4858 case VMX_VMCS16_GUEST_FIELD_SS:
4859 case VMX_VMCS32_GUEST_SS_LIMIT:
4860 case VMX_VMCS64_GUEST_SS_BASE:
4861 case VMX_VMCS32_GUEST_SS_ACCESS_RIGHTS:
4862 case VMX_VMCS16_GUEST_FIELD_LDTR:
4863 case VMX_VMCS32_GUEST_LDTR_LIMIT:
4864 case VMX_VMCS64_GUEST_LDTR_BASE:
4865 case VMX_VMCS32_GUEST_LDTR_ACCESS_RIGHTS:
4866 case VMX_VMCS16_GUEST_FIELD_TR:
4867 case VMX_VMCS32_GUEST_TR_LIMIT:
4868 case VMX_VMCS64_GUEST_TR_BASE:
4869 case VMX_VMCS32_GUEST_TR_ACCESS_RIGHTS:
4870 case VMX_VMCS32_RO_EXIT_REASON:
4871 case VMX_VMCS32_RO_VM_INSTR_ERROR:
4872 case VMX_VMCS32_RO_EXIT_INSTR_LENGTH:
4873 case VMX_VMCS32_RO_EXIT_INTERRUPTION_ERRCODE:
4874 case VMX_VMCS32_RO_EXIT_INTERRUPTION_INFO:
4875 case VMX_VMCS32_RO_EXIT_INSTR_INFO:
4876 case VMX_VMCS_RO_EXIT_QUALIFICATION:
4877 case VMX_VMCS32_RO_IDT_INFO:
4878 case VMX_VMCS32_RO_IDT_ERRCODE:
4879 case VMX_VMCS64_GUEST_CR3:
4880 case VMX_VMCS_EXIT_PHYS_ADDR_FULL:
4881 return true;
4882 }
4883 return false;
4884}
4885
4886static bool vmxR0IsValidWriteField(uint32_t idxField)
4887{
4888 switch(idxField)
4889 {
4890 case VMX_VMCS64_GUEST_LDTR_BASE:
4891 case VMX_VMCS64_GUEST_TR_BASE:
4892 case VMX_VMCS64_GUEST_GDTR_BASE:
4893 case VMX_VMCS64_GUEST_IDTR_BASE:
4894 case VMX_VMCS64_GUEST_SYSENTER_EIP:
4895 case VMX_VMCS64_GUEST_SYSENTER_ESP:
4896 case VMX_VMCS64_GUEST_CR0:
4897 case VMX_VMCS64_GUEST_CR4:
4898 case VMX_VMCS64_GUEST_CR3:
4899 case VMX_VMCS64_GUEST_DR7:
4900 case VMX_VMCS64_GUEST_RIP:
4901 case VMX_VMCS64_GUEST_RSP:
4902 case VMX_VMCS64_GUEST_CS_BASE:
4903 case VMX_VMCS64_GUEST_DS_BASE:
4904 case VMX_VMCS64_GUEST_ES_BASE:
4905 case VMX_VMCS64_GUEST_FS_BASE:
4906 case VMX_VMCS64_GUEST_GS_BASE:
4907 case VMX_VMCS64_GUEST_SS_BASE:
4908 return true;
4909 }
4910 return false;
4911}
4912
4913#endif
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette