VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR0/PDMR0DevHlp.cpp@ 88369

Last change on this file since 88369 was 88078, checked in by vboxsync, 4 years ago

AMD IOMMU: Doxygen fixes. bugref:9654
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 67.9 KB
Line 
1/* $Id: PDMR0DevHlp.cpp 88078 2021-03-10 19:25:11Z vboxsync $ */
2/** @file
3 * PDM - Pluggable Device and Driver Manager, R0 Device Helper parts.
4 */
5
6/*
7 * Copyright (C) 2006-2020 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*********************************************************************************************************************************
20* Header Files *
21*********************************************************************************************************************************/
22#define LOG_GROUP LOG_GROUP_PDM_DEVICE
23#define PDMPCIDEV_INCLUDE_PRIVATE /* Hack to get pdmpcidevint.h included at the right point. */
24#include "PDMInternal.h"
25#include <VBox/vmm/pdm.h>
26#include <VBox/vmm/apic.h>
27#include <VBox/vmm/mm.h>
28#include <VBox/vmm/pgm.h>
29#include <VBox/vmm/gvm.h>
30#include <VBox/vmm/vmm.h>
31#include <VBox/vmm/vmcc.h>
32#include <VBox/vmm/gvmm.h>
33
34#include <VBox/log.h>
35#include <VBox/err.h>
36#include <VBox/sup.h>
37#include <iprt/asm.h>
38#include <iprt/assert.h>
39#include <iprt/ctype.h>
40#include <iprt/string.h>
41
42#include "dtrace/VBoxVMM.h"
43#include "PDMInline.h"
44
45
46/*********************************************************************************************************************************
47* Global Variables *
48*********************************************************************************************************************************/
49RT_C_DECLS_BEGIN
50extern DECLEXPORT(const PDMDEVHLPR0) g_pdmR0DevHlp;
51extern DECLEXPORT(const PDMDEVHLPR0) g_pdmR0DevHlpTracing;
52extern DECLEXPORT(const PDMPICHLP) g_pdmR0PicHlp;
53extern DECLEXPORT(const PDMIOAPICHLP) g_pdmR0IoApicHlp;
54extern DECLEXPORT(const PDMPCIHLPR0) g_pdmR0PciHlp;
55extern DECLEXPORT(const PDMIOMMUHLPR0) g_pdmR0IommuHlp;
56extern DECLEXPORT(const PDMHPETHLPR0) g_pdmR0HpetHlp;
57extern DECLEXPORT(const PDMPCIRAWHLPR0) g_pdmR0PciRawHlp;
58RT_C_DECLS_END
59
60
61/*********************************************************************************************************************************
62* Internal Functions *
63*********************************************************************************************************************************/
64
65
66/** @name Ring-0 Device Helpers
67 * @{
68 */
69
70/** @interface_method_impl{PDMDEVHLPR0,pfnIoPortSetUpContextEx} */
71static DECLCALLBACK(int) pdmR0DevHlp_IoPortSetUpContextEx(PPDMDEVINS pDevIns, IOMIOPORTHANDLE hIoPorts,
72 PFNIOMIOPORTNEWOUT pfnOut, PFNIOMIOPORTNEWIN pfnIn,
73 PFNIOMIOPORTNEWOUTSTRING pfnOutStr, PFNIOMIOPORTNEWINSTRING pfnInStr,
74 void *pvUser)
75{
76 PDMDEV_ASSERT_DEVINS(pDevIns);
77 LogFlow(("pdmR0DevHlp_IoPortSetUpContextEx: caller='%s'/%d: hIoPorts=%#x pfnOut=%p pfnIn=%p pfnOutStr=%p pfnInStr=%p pvUser=%p\n",
78 pDevIns->pReg->szName, pDevIns->iInstance, hIoPorts, pfnOut, pfnIn, pfnOutStr, pfnInStr, pvUser));
79 PGVM pGVM = pDevIns->Internal.s.pGVM;
80 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
81 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_VM_INVALID_VM_STATE);
82
83 int rc = IOMR0IoPortSetUpContext(pGVM, pDevIns, hIoPorts, pfnOut, pfnIn, pfnOutStr, pfnInStr, pvUser);
84
85 LogFlow(("pdmR0DevHlp_IoPortSetUpContextEx: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
86 return rc;
87}
88
89
90/** @interface_method_impl{PDMDEVHLPR0,pfnMmioSetUpContextEx} */
91static DECLCALLBACK(int) pdmR0DevHlp_MmioSetUpContextEx(PPDMDEVINS pDevIns, IOMMMIOHANDLE hRegion, PFNIOMMMIONEWWRITE pfnWrite,
92 PFNIOMMMIONEWREAD pfnRead, PFNIOMMMIONEWFILL pfnFill, void *pvUser)
93{
94 PDMDEV_ASSERT_DEVINS(pDevIns);
95 LogFlow(("pdmR0DevHlp_MmioSetUpContextEx: caller='%s'/%d: hRegion=%#x pfnWrite=%p pfnRead=%p pfnFill=%p pvUser=%p\n",
96 pDevIns->pReg->szName, pDevIns->iInstance, hRegion, pfnWrite, pfnRead, pfnFill, pvUser));
97 PGVM pGVM = pDevIns->Internal.s.pGVM;
98 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
99 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_VM_INVALID_VM_STATE);
100
101 int rc = IOMR0MmioSetUpContext(pGVM, pDevIns, hRegion, pfnWrite, pfnRead, pfnFill, pvUser);
102
103 LogFlow(("pdmR0DevHlp_MmioSetUpContextEx: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
104 return rc;
105}
106
107
108/** @interface_method_impl{PDMDEVHLPR0,pfnMmio2SetUpContext} */
109static DECLCALLBACK(int) pdmR0DevHlp_Mmio2SetUpContext(PPDMDEVINS pDevIns, PGMMMIO2HANDLE hRegion,
110 size_t offSub, size_t cbSub, void **ppvMapping)
111{
112 PDMDEV_ASSERT_DEVINS(pDevIns);
113 LogFlow(("pdmR0DevHlp_Mmio2SetUpContext: caller='%s'/%d: hRegion=%#x offSub=%#zx cbSub=%#zx ppvMapping=%p\n",
114 pDevIns->pReg->szName, pDevIns->iInstance, hRegion, offSub, cbSub, ppvMapping));
115 *ppvMapping = NULL;
116
117 PGVM pGVM = pDevIns->Internal.s.pGVM;
118 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
119 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_VM_INVALID_VM_STATE);
120
121 int rc = PGMR0PhysMMIO2MapKernel(pGVM, pDevIns, hRegion, offSub, cbSub, ppvMapping);
122
123 LogFlow(("pdmR0DevHlp_Mmio2SetUpContext: caller='%s'/%d: returns %Rrc (%p)\n", pDevIns->pReg->szName, pDevIns->iInstance, rc, *ppvMapping));
124 return rc;
125}
126
127
128/** @interface_method_impl{PDMDEVHLPR0,pfnPCIPhysRead} */
129static DECLCALLBACK(int) pdmR0DevHlp_PCIPhysRead(PPDMDEVINS pDevIns, PPDMPCIDEV pPciDev, RTGCPHYS GCPhys,
130 void *pvBuf, size_t cbRead, uint32_t fFlags)
131{
132 PDMDEV_ASSERT_DEVINS(pDevIns);
133 if (!pPciDev) /* NULL is an alias for the default PCI device. */
134 pPciDev = pDevIns->apPciDevs[0];
135 AssertReturn(pPciDev, VERR_PDM_NOT_PCI_DEVICE);
136 PDMPCIDEV_ASSERT_VALID_AND_REGISTERED(pDevIns, pPciDev);
137
138#ifndef PDM_DO_NOT_RESPECT_PCI_BM_BIT
139 /*
140 * Just check the busmaster setting here and forward the request to the generic read helper.
141 */
142 if (PCIDevIsBusmaster(pPciDev))
143 { /* likely */ }
144 else
145 {
146 LogFunc(("caller=%p/%d: returns %Rrc - Not bus master! GCPhys=%RGp cbRead=%#zx\n", pDevIns, pDevIns->iInstance,
147 VERR_PDM_NOT_PCI_BUS_MASTER, GCPhys, cbRead));
148 memset(pvBuf, 0xff, cbRead);
149 return VERR_PDM_NOT_PCI_BUS_MASTER;
150 }
151#endif
152
153#ifdef VBOX_WITH_IOMMU_AMD
154 int rc = pdmIommuMemAccessRead(pDevIns, pPciDev, GCPhys, pvBuf, cbRead, fFlags);
155 if (RT_SUCCESS(rc) || rc != VERR_IOMMU_NOT_PRESENT)
156 return rc;
157#endif
158
159 return pDevIns->pHlpR0->pfnPhysRead(pDevIns, GCPhys, pvBuf, cbRead, fFlags);
160}
161
162
163/** @interface_method_impl{PDMDEVHLPR0,pfnPCIPhysWrite} */
164static DECLCALLBACK(int) pdmR0DevHlp_PCIPhysWrite(PPDMDEVINS pDevIns, PPDMPCIDEV pPciDev, RTGCPHYS GCPhys,
165 const void *pvBuf, size_t cbWrite, uint32_t fFlags)
166{
167 PDMDEV_ASSERT_DEVINS(pDevIns);
168 if (!pPciDev) /* NULL is an alias for the default PCI device. */
169 pPciDev = pDevIns->apPciDevs[0];
170 AssertReturn(pPciDev, VERR_PDM_NOT_PCI_DEVICE);
171 PDMPCIDEV_ASSERT_VALID_AND_REGISTERED(pDevIns, pPciDev);
172
173#ifndef PDM_DO_NOT_RESPECT_PCI_BM_BIT
174 /*
175 * Just check the busmaster setting here and forward the request to the generic read helper.
176 */
177 if (PCIDevIsBusmaster(pPciDev))
178 { /* likely */ }
179 else
180 {
181 LogFunc(("caller=%p/%d: returns %Rrc - Not bus master! GCPhys=%RGp cbWrite=%#zx\n", pDevIns, pDevIns->iInstance,
182 VERR_PDM_NOT_PCI_BUS_MASTER, GCPhys, cbWrite));
183 return VERR_PDM_NOT_PCI_BUS_MASTER;
184 }
185#endif
186
187#ifdef VBOX_WITH_IOMMU_AMD
188 int rc = pdmIommuMemAccessWrite(pDevIns, pPciDev, GCPhys, pvBuf, cbWrite, fFlags);
189 if (RT_SUCCESS(rc) || rc != VERR_IOMMU_NOT_PRESENT)
190 return rc;
191#endif
192
193 return pDevIns->pHlpR0->pfnPhysWrite(pDevIns, GCPhys, pvBuf, cbWrite, fFlags);
194}
195
196
197/** @interface_method_impl{PDMDEVHLPR0,pfnPCISetIrq} */
198static DECLCALLBACK(void) pdmR0DevHlp_PCISetIrq(PPDMDEVINS pDevIns, PPDMPCIDEV pPciDev, int iIrq, int iLevel)
199{
200 PDMDEV_ASSERT_DEVINS(pDevIns);
201 if (!pPciDev) /* NULL is an alias for the default PCI device. */
202 pPciDev = pDevIns->apPciDevs[0];
203 AssertReturnVoid(pPciDev);
204 LogFlow(("pdmR0DevHlp_PCISetIrq: caller=%p/%d: pPciDev=%p:{%#x} iIrq=%d iLevel=%d\n",
205 pDevIns, pDevIns->iInstance, pPciDev, pPciDev->uDevFn, iIrq, iLevel));
206 PDMPCIDEV_ASSERT_VALID_AND_REGISTERED(pDevIns, pPciDev);
207
208 PGVM pGVM = pDevIns->Internal.s.pGVM;
209 size_t const idxBus = pPciDev->Int.s.idxPdmBus;
210 AssertReturnVoid(idxBus < RT_ELEMENTS(pGVM->pdmr0.s.aPciBuses));
211 PPDMPCIBUSR0 pPciBusR0 = &pGVM->pdmr0.s.aPciBuses[idxBus];
212
213 pdmLock(pGVM);
214
215 uint32_t uTagSrc;
216 if (iLevel & PDM_IRQ_LEVEL_HIGH)
217 {
218 pDevIns->Internal.s.pIntR3R0->uLastIrqTag = uTagSrc = pdmCalcIrqTag(pGVM, pDevIns->Internal.s.pInsR3R0->idTracing);
219 if (iLevel == PDM_IRQ_LEVEL_HIGH)
220 VBOXVMM_PDM_IRQ_HIGH(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
221 else
222 VBOXVMM_PDM_IRQ_HILO(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
223 }
224 else
225 uTagSrc = pDevIns->Internal.s.pIntR3R0->uLastIrqTag;
226
227 if (pPciBusR0->pDevInsR0)
228 {
229 pPciBusR0->pfnSetIrqR0(pPciBusR0->pDevInsR0, pPciDev, iIrq, iLevel, uTagSrc);
230
231 pdmUnlock(pGVM);
232
233 if (iLevel == PDM_IRQ_LEVEL_LOW)
234 VBOXVMM_PDM_IRQ_LOW(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
235 }
236 else
237 {
238 pdmUnlock(pGVM);
239
240 /* queue for ring-3 execution. */
241 PPDMDEVHLPTASK pTask = (PPDMDEVHLPTASK)PDMQueueAlloc(pGVM->pdm.s.pDevHlpQueueR0);
242 AssertReturnVoid(pTask);
243
244 pTask->enmOp = PDMDEVHLPTASKOP_PCI_SET_IRQ;
245 pTask->pDevInsR3 = PDMDEVINS_2_R3PTR(pDevIns);
246 pTask->u.PciSetIRQ.iIrq = iIrq;
247 pTask->u.PciSetIRQ.iLevel = iLevel;
248 pTask->u.PciSetIRQ.uTagSrc = uTagSrc;
249 pTask->u.PciSetIRQ.pPciDevR3 = MMHyperR0ToR3(pGVM, pPciDev);
250
251 PDMQueueInsertEx(pGVM->pdm.s.pDevHlpQueueR0, &pTask->Core, 0);
252 }
253
254 LogFlow(("pdmR0DevHlp_PCISetIrq: caller=%p/%d: returns void; uTagSrc=%#x\n", pDevIns, pDevIns->iInstance, uTagSrc));
255}
256
257
258/** @interface_method_impl{PDMDEVHLPR0,pfnISASetIrq} */
259static DECLCALLBACK(void) pdmR0DevHlp_ISASetIrq(PPDMDEVINS pDevIns, int iIrq, int iLevel)
260{
261 PDMDEV_ASSERT_DEVINS(pDevIns);
262 LogFlow(("pdmR0DevHlp_ISASetIrq: caller=%p/%d: iIrq=%d iLevel=%d\n", pDevIns, pDevIns->iInstance, iIrq, iLevel));
263 PGVM pGVM = pDevIns->Internal.s.pGVM;
264
265 pdmLock(pGVM);
266 uint32_t uTagSrc;
267 if (iLevel & PDM_IRQ_LEVEL_HIGH)
268 {
269 pDevIns->Internal.s.pIntR3R0->uLastIrqTag = uTagSrc = pdmCalcIrqTag(pGVM, pDevIns->Internal.s.pInsR3R0->idTracing);
270 if (iLevel == PDM_IRQ_LEVEL_HIGH)
271 VBOXVMM_PDM_IRQ_HIGH(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
272 else
273 VBOXVMM_PDM_IRQ_HILO(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
274 }
275 else
276 uTagSrc = pDevIns->Internal.s.pIntR3R0->uLastIrqTag;
277
278 bool fRc = pdmR0IsaSetIrq(pGVM, iIrq, iLevel, uTagSrc);
279
280 if (iLevel == PDM_IRQ_LEVEL_LOW && fRc)
281 VBOXVMM_PDM_IRQ_LOW(VMMGetCpu(pGVM), RT_LOWORD(uTagSrc), RT_HIWORD(uTagSrc));
282 pdmUnlock(pGVM);
283 LogFlow(("pdmR0DevHlp_ISASetIrq: caller=%p/%d: returns void; uTagSrc=%#x\n", pDevIns, pDevIns->iInstance, uTagSrc));
284}
285
286
287/** @interface_method_impl{PDMDEVHLPR0,pfnPhysRead} */
288static DECLCALLBACK(int) pdmR0DevHlp_PhysRead(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead, uint32_t fFlags)
289{
290 RT_NOREF(fFlags);
291
292 PDMDEV_ASSERT_DEVINS(pDevIns);
293 LogFlow(("pdmR0DevHlp_PhysRead: caller=%p/%d: GCPhys=%RGp pvBuf=%p cbRead=%#x\n",
294 pDevIns, pDevIns->iInstance, GCPhys, pvBuf, cbRead));
295
296 VBOXSTRICTRC rcStrict = PGMPhysRead(pDevIns->Internal.s.pGVM, GCPhys, pvBuf, cbRead, PGMACCESSORIGIN_DEVICE);
297 AssertMsg(rcStrict == VINF_SUCCESS, ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict))); /** @todo track down the users for this bugger. */
298
299 Log(("pdmR0DevHlp_PhysRead: caller=%p/%d: returns %Rrc\n", pDevIns, pDevIns->iInstance, VBOXSTRICTRC_VAL(rcStrict) ));
300 return VBOXSTRICTRC_VAL(rcStrict);
301}
302
303
304/** @interface_method_impl{PDMDEVHLPR0,pfnPhysWrite} */
305static DECLCALLBACK(int) pdmR0DevHlp_PhysWrite(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite, uint32_t fFlags)
306{
307 RT_NOREF(fFlags);
308
309 PDMDEV_ASSERT_DEVINS(pDevIns);
310 LogFlow(("pdmR0DevHlp_PhysWrite: caller=%p/%d: GCPhys=%RGp pvBuf=%p cbWrite=%#x\n",
311 pDevIns, pDevIns->iInstance, GCPhys, pvBuf, cbWrite));
312
313 VBOXSTRICTRC rcStrict = PGMPhysWrite(pDevIns->Internal.s.pGVM, GCPhys, pvBuf, cbWrite, PGMACCESSORIGIN_DEVICE);
314 AssertMsg(rcStrict == VINF_SUCCESS, ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict))); /** @todo track down the users for this bugger. */
315
316 Log(("pdmR0DevHlp_PhysWrite: caller=%p/%d: returns %Rrc\n", pDevIns, pDevIns->iInstance, VBOXSTRICTRC_VAL(rcStrict) ));
317 return VBOXSTRICTRC_VAL(rcStrict);
318}
319
320
321/** @interface_method_impl{PDMDEVHLPR0,pfnA20IsEnabled} */
322static DECLCALLBACK(bool) pdmR0DevHlp_A20IsEnabled(PPDMDEVINS pDevIns)
323{
324 PDMDEV_ASSERT_DEVINS(pDevIns);
325 LogFlow(("pdmR0DevHlp_A20IsEnabled: caller=%p/%d:\n", pDevIns, pDevIns->iInstance));
326
327 bool fEnabled = PGMPhysIsA20Enabled(VMMGetCpu(pDevIns->Internal.s.pGVM));
328
329 Log(("pdmR0DevHlp_A20IsEnabled: caller=%p/%d: returns %RTbool\n", pDevIns, pDevIns->iInstance, fEnabled));
330 return fEnabled;
331}
332
333
334/** @interface_method_impl{PDMDEVHLPR0,pfnVMState} */
335static DECLCALLBACK(VMSTATE) pdmR0DevHlp_VMState(PPDMDEVINS pDevIns)
336{
337 PDMDEV_ASSERT_DEVINS(pDevIns);
338
339 VMSTATE enmVMState = pDevIns->Internal.s.pGVM->enmVMState;
340
341 LogFlow(("pdmR0DevHlp_VMState: caller=%p/%d: returns %d\n", pDevIns, pDevIns->iInstance, enmVMState));
342 return enmVMState;
343}
344
345
346/** @interface_method_impl{PDMDEVHLPR0,pfnVMSetError} */
347static DECLCALLBACK(int) pdmR0DevHlp_VMSetError(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, ...)
348{
349 PDMDEV_ASSERT_DEVINS(pDevIns);
350 va_list args;
351 va_start(args, pszFormat);
352 int rc2 = VMSetErrorV(pDevIns->Internal.s.pGVM, rc, RT_SRC_POS_ARGS, pszFormat, args); Assert(rc2 == rc); NOREF(rc2);
353 va_end(args);
354 return rc;
355}
356
357
358/** @interface_method_impl{PDMDEVHLPR0,pfnVMSetErrorV} */
359static DECLCALLBACK(int) pdmR0DevHlp_VMSetErrorV(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, va_list va)
360{
361 PDMDEV_ASSERT_DEVINS(pDevIns);
362 int rc2 = VMSetErrorV(pDevIns->Internal.s.pGVM, rc, RT_SRC_POS_ARGS, pszFormat, va); Assert(rc2 == rc); NOREF(rc2);
363 return rc;
364}
365
366
367/** @interface_method_impl{PDMDEVHLPR0,pfnVMSetRuntimeError} */
368static DECLCALLBACK(int) pdmR0DevHlp_VMSetRuntimeError(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, ...)
369{
370 PDMDEV_ASSERT_DEVINS(pDevIns);
371 va_list va;
372 va_start(va, pszFormat);
373 int rc = VMSetRuntimeErrorV(pDevIns->Internal.s.pGVM, fFlags, pszErrorId, pszFormat, va);
374 va_end(va);
375 return rc;
376}
377
378
379/** @interface_method_impl{PDMDEVHLPR0,pfnVMSetRuntimeErrorV} */
380static DECLCALLBACK(int) pdmR0DevHlp_VMSetRuntimeErrorV(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, va_list va)
381{
382 PDMDEV_ASSERT_DEVINS(pDevIns);
383 int rc = VMSetRuntimeErrorV(pDevIns->Internal.s.pGVM, fFlags, pszErrorId, pszFormat, va);
384 return rc;
385}
386
387
388
389/** @interface_method_impl{PDMDEVHLPR0,pfnGetVM} */
390static DECLCALLBACK(PVMCC) pdmR0DevHlp_GetVM(PPDMDEVINS pDevIns)
391{
392 PDMDEV_ASSERT_DEVINS(pDevIns);
393 LogFlow(("pdmR0DevHlp_GetVM: caller='%p'/%d\n", pDevIns, pDevIns->iInstance));
394 return pDevIns->Internal.s.pGVM;
395}
396
397
398/** @interface_method_impl{PDMDEVHLPR0,pfnGetVMCPU} */
399static DECLCALLBACK(PVMCPUCC) pdmR0DevHlp_GetVMCPU(PPDMDEVINS pDevIns)
400{
401 PDMDEV_ASSERT_DEVINS(pDevIns);
402 LogFlow(("pdmR0DevHlp_GetVMCPU: caller='%p'/%d\n", pDevIns, pDevIns->iInstance));
403 return VMMGetCpu(pDevIns->Internal.s.pGVM);
404}
405
406
407/** @interface_method_impl{PDMDEVHLPRC,pfnGetCurrentCpuId} */
408static DECLCALLBACK(VMCPUID) pdmR0DevHlp_GetCurrentCpuId(PPDMDEVINS pDevIns)
409{
410 PDMDEV_ASSERT_DEVINS(pDevIns);
411 VMCPUID idCpu = VMMGetCpuId(pDevIns->Internal.s.pGVM);
412 LogFlow(("pdmR0DevHlp_GetCurrentCpuId: caller='%p'/%d for CPU %u\n", pDevIns, pDevIns->iInstance, idCpu));
413 return idCpu;
414}
415
416
417/** @interface_method_impl{PDMDEVHLPR0,pfnTimerFromMicro} */
418static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerFromMicro(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cMicroSecs)
419{
420 PDMDEV_ASSERT_DEVINS(pDevIns);
421 return TMTimerFromMicro(pDevIns->Internal.s.pGVM, hTimer, cMicroSecs);
422}
423
424
425/** @interface_method_impl{PDMDEVHLPR0,pfnTimerFromMilli} */
426static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerFromMilli(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cMilliSecs)
427{
428 PDMDEV_ASSERT_DEVINS(pDevIns);
429 return TMTimerFromMilli(pDevIns->Internal.s.pGVM, hTimer, cMilliSecs);
430}
431
432
433/** @interface_method_impl{PDMDEVHLPR0,pfnTimerFromNano} */
434static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerFromNano(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cNanoSecs)
435{
436 PDMDEV_ASSERT_DEVINS(pDevIns);
437 return TMTimerFromNano(pDevIns->Internal.s.pGVM, hTimer, cNanoSecs);
438}
439
440/** @interface_method_impl{PDMDEVHLPR0,pfnTimerGet} */
441static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerGet(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
442{
443 PDMDEV_ASSERT_DEVINS(pDevIns);
444 return TMTimerGet(pDevIns->Internal.s.pGVM, hTimer);
445}
446
447
448/** @interface_method_impl{PDMDEVHLPR0,pfnTimerGetFreq} */
449static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerGetFreq(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
450{
451 PDMDEV_ASSERT_DEVINS(pDevIns);
452 return TMTimerGetFreq(pDevIns->Internal.s.pGVM, hTimer);
453}
454
455
456/** @interface_method_impl{PDMDEVHLPR0,pfnTimerGetNano} */
457static DECLCALLBACK(uint64_t) pdmR0DevHlp_TimerGetNano(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
458{
459 PDMDEV_ASSERT_DEVINS(pDevIns);
460 return TMTimerGetNano(pDevIns->Internal.s.pGVM, hTimer);
461}
462
463
464/** @interface_method_impl{PDMDEVHLPR0,pfnTimerIsActive} */
465static DECLCALLBACK(bool) pdmR0DevHlp_TimerIsActive(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
466{
467 PDMDEV_ASSERT_DEVINS(pDevIns);
468 return TMTimerIsActive(pDevIns->Internal.s.pGVM, hTimer);
469}
470
471
472/** @interface_method_impl{PDMDEVHLPR0,pfnTimerIsLockOwner} */
473static DECLCALLBACK(bool) pdmR0DevHlp_TimerIsLockOwner(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
474{
475 PDMDEV_ASSERT_DEVINS(pDevIns);
476 return TMTimerIsLockOwner(pDevIns->Internal.s.pGVM, hTimer);
477}
478
479
480/** @interface_method_impl{PDMDEVHLPR0,pfnTimerLockClock} */
481static DECLCALLBACK(VBOXSTRICTRC) pdmR0DevHlp_TimerLockClock(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, int rcBusy)
482{
483 PDMDEV_ASSERT_DEVINS(pDevIns);
484 return TMTimerLock(pDevIns->Internal.s.pGVM, hTimer, rcBusy);
485}
486
487
488/** @interface_method_impl{PDMDEVHLPR0,pfnTimerLockClock2} */
489static DECLCALLBACK(VBOXSTRICTRC) pdmR0DevHlp_TimerLockClock2(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer,
490 PPDMCRITSECT pCritSect, int rcBusy)
491{
492 PDMDEV_ASSERT_DEVINS(pDevIns);
493 VBOXSTRICTRC rc = TMTimerLock(pDevIns->Internal.s.pGVM, hTimer, rcBusy);
494 if (rc == VINF_SUCCESS)
495 {
496 rc = PDMCritSectEnter(pCritSect, rcBusy);
497 if (rc == VINF_SUCCESS)
498 return rc;
499 AssertRC(VBOXSTRICTRC_VAL(rc));
500 TMTimerUnlock(pDevIns->Internal.s.pGVM, hTimer);
501 }
502 else
503 AssertRC(VBOXSTRICTRC_VAL(rc));
504 return rc;
505}
506
507
508/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSet} */
509static DECLCALLBACK(int) pdmR0DevHlp_TimerSet(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t uExpire)
510{
511 PDMDEV_ASSERT_DEVINS(pDevIns);
512 return TMTimerSet(pDevIns->Internal.s.pGVM, hTimer, uExpire);
513}
514
515
516/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSetFrequencyHint} */
517static DECLCALLBACK(int) pdmR0DevHlp_TimerSetFrequencyHint(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint32_t uHz)
518{
519 PDMDEV_ASSERT_DEVINS(pDevIns);
520 return TMTimerSetFrequencyHint(pDevIns->Internal.s.pGVM, hTimer, uHz);
521}
522
523
524/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSetMicro} */
525static DECLCALLBACK(int) pdmR0DevHlp_TimerSetMicro(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cMicrosToNext)
526{
527 PDMDEV_ASSERT_DEVINS(pDevIns);
528 return TMTimerSetMicro(pDevIns->Internal.s.pGVM, hTimer, cMicrosToNext);
529}
530
531
532/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSetMillies} */
533static DECLCALLBACK(int) pdmR0DevHlp_TimerSetMillies(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cMilliesToNext)
534{
535 PDMDEV_ASSERT_DEVINS(pDevIns);
536 return TMTimerSetMillies(pDevIns->Internal.s.pGVM, hTimer, cMilliesToNext);
537}
538
539
540/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSetNano} */
541static DECLCALLBACK(int) pdmR0DevHlp_TimerSetNano(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cNanosToNext)
542{
543 PDMDEV_ASSERT_DEVINS(pDevIns);
544 return TMTimerSetNano(pDevIns->Internal.s.pGVM, hTimer, cNanosToNext);
545}
546
547
548/** @interface_method_impl{PDMDEVHLPR0,pfnTimerSetRelative} */
549static DECLCALLBACK(int) pdmR0DevHlp_TimerSetRelative(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, uint64_t cTicksToNext, uint64_t *pu64Now)
550{
551 PDMDEV_ASSERT_DEVINS(pDevIns);
552 return TMTimerSetRelative(pDevIns->Internal.s.pGVM, hTimer, cTicksToNext, pu64Now);
553}
554
555
556/** @interface_method_impl{PDMDEVHLPR0,pfnTimerStop} */
557static DECLCALLBACK(int) pdmR0DevHlp_TimerStop(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
558{
559 PDMDEV_ASSERT_DEVINS(pDevIns);
560 return TMTimerStop(pDevIns->Internal.s.pGVM, hTimer);
561}
562
563
564/** @interface_method_impl{PDMDEVHLPR0,pfnTimerUnlockClock} */
565static DECLCALLBACK(void) pdmR0DevHlp_TimerUnlockClock(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer)
566{
567 PDMDEV_ASSERT_DEVINS(pDevIns);
568 TMTimerUnlock(pDevIns->Internal.s.pGVM, hTimer);
569}
570
571
572/** @interface_method_impl{PDMDEVHLPR0,pfnTimerUnlockClock2} */
573static DECLCALLBACK(void) pdmR0DevHlp_TimerUnlockClock2(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, PPDMCRITSECT pCritSect)
574{
575 PDMDEV_ASSERT_DEVINS(pDevIns);
576 TMTimerUnlock(pDevIns->Internal.s.pGVM, hTimer);
577 int rc = PDMCritSectLeave(pCritSect);
578 AssertRC(rc);
579}
580
581
582/** @interface_method_impl{PDMDEVHLPR0,pfnTMTimeVirtGet} */
583static DECLCALLBACK(uint64_t) pdmR0DevHlp_TMTimeVirtGet(PPDMDEVINS pDevIns)
584{
585 PDMDEV_ASSERT_DEVINS(pDevIns);
586 LogFlow(("pdmR0DevHlp_TMTimeVirtGet: caller='%p'/%d\n", pDevIns, pDevIns->iInstance));
587 return TMVirtualGet(pDevIns->Internal.s.pGVM);
588}
589
590
591/** @interface_method_impl{PDMDEVHLPR0,pfnTMTimeVirtGetFreq} */
592static DECLCALLBACK(uint64_t) pdmR0DevHlp_TMTimeVirtGetFreq(PPDMDEVINS pDevIns)
593{
594 PDMDEV_ASSERT_DEVINS(pDevIns);
595 LogFlow(("pdmR0DevHlp_TMTimeVirtGetFreq: caller='%p'/%d\n", pDevIns, pDevIns->iInstance));
596 return TMVirtualGetFreq(pDevIns->Internal.s.pGVM);
597}
598
599
600/** @interface_method_impl{PDMDEVHLPR0,pfnTMTimeVirtGetNano} */
601static DECLCALLBACK(uint64_t) pdmR0DevHlp_TMTimeVirtGetNano(PPDMDEVINS pDevIns)
602{
603 PDMDEV_ASSERT_DEVINS(pDevIns);
604 LogFlow(("pdmR0DevHlp_TMTimeVirtGetNano: caller='%p'/%d\n", pDevIns, pDevIns->iInstance));
605 return TMVirtualToNano(pDevIns->Internal.s.pGVM, TMVirtualGet(pDevIns->Internal.s.pGVM));
606}
607
608
609/** @interface_method_impl{PDMDEVHLPR0,pfnQueueToPtr} */
610static DECLCALLBACK(PPDMQUEUE) pdmR0DevHlp_QueueToPtr(PPDMDEVINS pDevIns, PDMQUEUEHANDLE hQueue)
611{
612 PDMDEV_ASSERT_DEVINS(pDevIns);
613 RT_NOREF(pDevIns);
614 return (PPDMQUEUE)MMHyperR3ToCC(pDevIns->Internal.s.pGVM, hQueue);
615}
616
617
618/** @interface_method_impl{PDMDEVHLPR0,pfnQueueAlloc} */
619static DECLCALLBACK(PPDMQUEUEITEMCORE) pdmR0DevHlp_QueueAlloc(PPDMDEVINS pDevIns, PDMQUEUEHANDLE hQueue)
620{
621 return PDMQueueAlloc(pdmR0DevHlp_QueueToPtr(pDevIns, hQueue));
622}
623
624
625/** @interface_method_impl{PDMDEVHLPR0,pfnQueueInsert} */
626static DECLCALLBACK(void) pdmR0DevHlp_QueueInsert(PPDMDEVINS pDevIns, PDMQUEUEHANDLE hQueue, PPDMQUEUEITEMCORE pItem)
627{
628 return PDMQueueInsert(pdmR0DevHlp_QueueToPtr(pDevIns, hQueue), pItem);
629}
630
631
632/** @interface_method_impl{PDMDEVHLPR0,pfnQueueInsertEx} */
633static DECLCALLBACK(void) pdmR0DevHlp_QueueInsertEx(PPDMDEVINS pDevIns, PDMQUEUEHANDLE hQueue, PPDMQUEUEITEMCORE pItem,
634 uint64_t cNanoMaxDelay)
635{
636 return PDMQueueInsertEx(pdmR0DevHlp_QueueToPtr(pDevIns, hQueue), pItem, cNanoMaxDelay);
637}
638
639
640/** @interface_method_impl{PDMDEVHLPR0,pfnQueueFlushIfNecessary} */
641static DECLCALLBACK(bool) pdmR0DevHlp_QueueFlushIfNecessary(PPDMDEVINS pDevIns, PDMQUEUEHANDLE hQueue)
642{
643 return PDMQueueFlushIfNecessary(pdmR0DevHlp_QueueToPtr(pDevIns, hQueue));
644}
645
646
647/** @interface_method_impl{PDMDEVHLPR0,pfnTaskTrigger} */
648static DECLCALLBACK(int) pdmR0DevHlp_TaskTrigger(PPDMDEVINS pDevIns, PDMTASKHANDLE hTask)
649{
650 PDMDEV_ASSERT_DEVINS(pDevIns);
651 LogFlow(("pdmR0DevHlp_TaskTrigger: caller='%s'/%d: hTask=%RU64\n", pDevIns->pReg->szName, pDevIns->iInstance, hTask));
652
653 int rc = PDMTaskTrigger(pDevIns->Internal.s.pGVM, PDMTASKTYPE_DEV, pDevIns->pDevInsForR3, hTask);
654
655 LogFlow(("pdmR0DevHlp_TaskTrigger: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
656 return rc;
657}
658
659
660/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventSignal} */
661static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventSignal(PPDMDEVINS pDevIns, SUPSEMEVENT hEvent)
662{
663 PDMDEV_ASSERT_DEVINS(pDevIns);
664 LogFlow(("pdmR0DevHlp_SUPSemEventSignal: caller='%s'/%d: hEvent=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, hEvent));
665
666 int rc = SUPSemEventSignal(pDevIns->Internal.s.pGVM->pSession, hEvent);
667
668 LogFlow(("pdmR0DevHlp_SUPSemEventSignal: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
669 return rc;
670}
671
672
673/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventWaitNoResume} */
674static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventWaitNoResume(PPDMDEVINS pDevIns, SUPSEMEVENT hEvent, uint32_t cMillies)
675{
676 PDMDEV_ASSERT_DEVINS(pDevIns);
677 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNoResume: caller='%s'/%d: hEvent=%p cNsTimeout=%RU32\n",
678 pDevIns->pReg->szName, pDevIns->iInstance, hEvent, cMillies));
679
680 int rc = SUPSemEventWaitNoResume(pDevIns->Internal.s.pGVM->pSession, hEvent, cMillies);
681
682 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNoResume: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
683 return rc;
684}
685
686
687/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventWaitNsAbsIntr} */
688static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventWaitNsAbsIntr(PPDMDEVINS pDevIns, SUPSEMEVENT hEvent, uint64_t uNsTimeout)
689{
690 PDMDEV_ASSERT_DEVINS(pDevIns);
691 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNsAbsIntr: caller='%s'/%d: hEvent=%p uNsTimeout=%RU64\n",
692 pDevIns->pReg->szName, pDevIns->iInstance, hEvent, uNsTimeout));
693
694 int rc = SUPSemEventWaitNsAbsIntr(pDevIns->Internal.s.pGVM->pSession, hEvent, uNsTimeout);
695
696 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNsAbsIntr: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
697 return rc;
698}
699
700
701/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventWaitNsRelIntr} */
702static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventWaitNsRelIntr(PPDMDEVINS pDevIns, SUPSEMEVENT hEvent, uint64_t cNsTimeout)
703{
704 PDMDEV_ASSERT_DEVINS(pDevIns);
705 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNsRelIntr: caller='%s'/%d: hEvent=%p cNsTimeout=%RU64\n",
706 pDevIns->pReg->szName, pDevIns->iInstance, hEvent, cNsTimeout));
707
708 int rc = SUPSemEventWaitNsRelIntr(pDevIns->Internal.s.pGVM->pSession, hEvent, cNsTimeout);
709
710 LogFlow(("pdmR0DevHlp_SUPSemEventWaitNsRelIntr: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
711 return rc;
712}
713
714
715/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventGetResolution} */
716static DECLCALLBACK(uint32_t) pdmR0DevHlp_SUPSemEventGetResolution(PPDMDEVINS pDevIns)
717{
718 PDMDEV_ASSERT_DEVINS(pDevIns);
719 LogFlow(("pdmR0DevHlp_SUPSemEventGetResolution: caller='%s'/%d:\n", pDevIns->pReg->szName, pDevIns->iInstance));
720
721 uint32_t cNsResolution = SUPSemEventGetResolution(pDevIns->Internal.s.pGVM->pSession);
722
723 LogFlow(("pdmR0DevHlp_SUPSemEventGetResolution: caller='%s'/%d: returns %u\n", pDevIns->pReg->szName, pDevIns->iInstance, cNsResolution));
724 return cNsResolution;
725}
726
727
728/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiSignal} */
729static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventMultiSignal(PPDMDEVINS pDevIns, SUPSEMEVENTMULTI hEventMulti)
730{
731 PDMDEV_ASSERT_DEVINS(pDevIns);
732 LogFlow(("pdmR0DevHlp_SUPSemEventMultiSignal: caller='%s'/%d: hEventMulti=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, hEventMulti));
733
734 int rc = SUPSemEventMultiSignal(pDevIns->Internal.s.pGVM->pSession, hEventMulti);
735
736 LogFlow(("pdmR0DevHlp_SUPSemEventMultiSignal: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
737 return rc;
738}
739
740
741/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiReset} */
742static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventMultiReset(PPDMDEVINS pDevIns, SUPSEMEVENTMULTI hEventMulti)
743{
744 PDMDEV_ASSERT_DEVINS(pDevIns);
745 LogFlow(("pdmR0DevHlp_SUPSemEventMultiReset: caller='%s'/%d: hEventMulti=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, hEventMulti));
746
747 int rc = SUPSemEventMultiReset(pDevIns->Internal.s.pGVM->pSession, hEventMulti);
748
749 LogFlow(("pdmR0DevHlp_SUPSemEventMultiReset: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
750 return rc;
751}
752
753
754/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiWaitNoResume} */
755static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventMultiWaitNoResume(PPDMDEVINS pDevIns, SUPSEMEVENTMULTI hEventMulti,
756 uint32_t cMillies)
757{
758 PDMDEV_ASSERT_DEVINS(pDevIns);
759 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNoResume: caller='%s'/%d: hEventMulti=%p cMillies=%RU32\n",
760 pDevIns->pReg->szName, pDevIns->iInstance, hEventMulti, cMillies));
761
762 int rc = SUPSemEventMultiWaitNoResume(pDevIns->Internal.s.pGVM->pSession, hEventMulti, cMillies);
763
764 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNoResume: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
765 return rc;
766}
767
768
769/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiWaitNsAbsIntr} */
770static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventMultiWaitNsAbsIntr(PPDMDEVINS pDevIns, SUPSEMEVENTMULTI hEventMulti,
771 uint64_t uNsTimeout)
772{
773 PDMDEV_ASSERT_DEVINS(pDevIns);
774 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNsAbsIntr: caller='%s'/%d: hEventMulti=%p uNsTimeout=%RU64\n",
775 pDevIns->pReg->szName, pDevIns->iInstance, hEventMulti, uNsTimeout));
776
777 int rc = SUPSemEventMultiWaitNsAbsIntr(pDevIns->Internal.s.pGVM->pSession, hEventMulti, uNsTimeout);
778
779 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNsAbsIntr: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
780 return rc;
781}
782
783
784/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiWaitNsRelIntr} */
785static DECLCALLBACK(int) pdmR0DevHlp_SUPSemEventMultiWaitNsRelIntr(PPDMDEVINS pDevIns, SUPSEMEVENTMULTI hEventMulti,
786 uint64_t cNsTimeout)
787{
788 PDMDEV_ASSERT_DEVINS(pDevIns);
789 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNsRelIntr: caller='%s'/%d: hEventMulti=%p cNsTimeout=%RU64\n",
790 pDevIns->pReg->szName, pDevIns->iInstance, hEventMulti, cNsTimeout));
791
792 int rc = SUPSemEventMultiWaitNsRelIntr(pDevIns->Internal.s.pGVM->pSession, hEventMulti, cNsTimeout);
793
794 LogFlow(("pdmR0DevHlp_SUPSemEventMultiWaitNsRelIntr: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, rc));
795 return rc;
796}
797
798
799/** @interface_method_impl{PDMDEVHLPR0,pfnSUPSemEventMultiGetResolution} */
800static DECLCALLBACK(uint32_t) pdmR0DevHlp_SUPSemEventMultiGetResolution(PPDMDEVINS pDevIns)
801{
802 PDMDEV_ASSERT_DEVINS(pDevIns);
803 LogFlow(("pdmR0DevHlp_SUPSemEventMultiGetResolution: caller='%s'/%d:\n", pDevIns->pReg->szName, pDevIns->iInstance));
804
805 uint32_t cNsResolution = SUPSemEventMultiGetResolution(pDevIns->Internal.s.pGVM->pSession);
806
807 LogFlow(("pdmR0DevHlp_SUPSemEventMultiGetResolution: caller='%s'/%d: returns %u\n", pDevIns->pReg->szName, pDevIns->iInstance, cNsResolution));
808 return cNsResolution;
809}
810
811
812/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectGetNop} */
813static DECLCALLBACK(PPDMCRITSECT) pdmR0DevHlp_CritSectGetNop(PPDMDEVINS pDevIns)
814{
815 PDMDEV_ASSERT_DEVINS(pDevIns);
816 PGVM pGVM = pDevIns->Internal.s.pGVM;
817
818 PPDMCRITSECT pCritSect = &pGVM->pdm.s.NopCritSect;
819 LogFlow(("pdmR0DevHlp_CritSectGetNop: caller='%s'/%d: return %p\n", pDevIns->pReg->szName, pDevIns->iInstance, pCritSect));
820 return pCritSect;
821}
822
823
824/** @interface_method_impl{PDMDEVHLPR0,pfnSetDeviceCritSect} */
825static DECLCALLBACK(int) pdmR0DevHlp_SetDeviceCritSect(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect)
826{
827 /*
828 * Validate input.
829 *
830 * Note! We only allow the automatically created default critical section
831 * to be replaced by this API.
832 */
833 PDMDEV_ASSERT_DEVINS(pDevIns);
834 AssertPtrReturn(pCritSect, VERR_INVALID_POINTER);
835 LogFlow(("pdmR0DevHlp_SetDeviceCritSect: caller='%s'/%d: pCritSect=%p (%s)\n",
836 pDevIns->pReg->szName, pDevIns->iInstance, pCritSect, pCritSect->s.pszName));
837 AssertReturn(PDMCritSectIsInitialized(pCritSect), VERR_INVALID_PARAMETER);
838 PGVM pGVM = pDevIns->Internal.s.pGVM;
839 AssertReturn(pCritSect->s.pVMR0 == pGVM, VERR_INVALID_PARAMETER);
840
841 VM_ASSERT_EMT(pGVM);
842 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
843
844 /*
845 * Check that ring-3 has already done this, then effect the change.
846 */
847 AssertReturn(pDevIns->pDevInsForR3R0->Internal.s.fIntFlags & PDMDEVINSINT_FLAGS_CHANGED_CRITSECT, VERR_WRONG_ORDER);
848 pDevIns->pCritSectRoR0 = pCritSect;
849
850 LogFlow(("pdmR0DevHlp_SetDeviceCritSect: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, VINF_SUCCESS));
851 return VINF_SUCCESS;
852}
853
854
855/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectEnter} */
856static DECLCALLBACK(int) pdmR0DevHlp_CritSectEnter(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, int rcBusy)
857{
858 PDMDEV_ASSERT_DEVINS(pDevIns);
859 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
860 return PDMCritSectEnter(pCritSect, rcBusy);
861}
862
863
864/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectEnterDebug} */
865static DECLCALLBACK(int) pdmR0DevHlp_CritSectEnterDebug(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, int rcBusy, RTHCUINTPTR uId, RT_SRC_POS_DECL)
866{
867 PDMDEV_ASSERT_DEVINS(pDevIns);
868 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
869 return PDMCritSectEnterDebug(pCritSect, rcBusy, uId, RT_SRC_POS_ARGS);
870}
871
872
873/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectTryEnter} */
874static DECLCALLBACK(int) pdmR0DevHlp_CritSectTryEnter(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect)
875{
876 PDMDEV_ASSERT_DEVINS(pDevIns);
877 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
878 return PDMCritSectTryEnter(pCritSect);
879}
880
881
882/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectTryEnterDebug} */
883static DECLCALLBACK(int) pdmR0DevHlp_CritSectTryEnterDebug(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, RTHCUINTPTR uId, RT_SRC_POS_DECL)
884{
885 PDMDEV_ASSERT_DEVINS(pDevIns);
886 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
887 return PDMCritSectTryEnterDebug(pCritSect, uId, RT_SRC_POS_ARGS);
888}
889
890
891/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectLeave} */
892static DECLCALLBACK(int) pdmR0DevHlp_CritSectLeave(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect)
893{
894 PDMDEV_ASSERT_DEVINS(pDevIns);
895 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
896 return PDMCritSectLeave(pCritSect);
897}
898
899
900/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectIsOwner} */
901static DECLCALLBACK(bool) pdmR0DevHlp_CritSectIsOwner(PPDMDEVINS pDevIns, PCPDMCRITSECT pCritSect)
902{
903 PDMDEV_ASSERT_DEVINS(pDevIns);
904 RT_NOREF(pDevIns); /** @todo pass pDevIns->Internal.s.pGVM to the crit sect code. */
905 return PDMCritSectIsOwner(pCritSect);
906}
907
908
909/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectIsInitialized} */
910static DECLCALLBACK(bool) pdmR0DevHlp_CritSectIsInitialized(PPDMDEVINS pDevIns, PCPDMCRITSECT pCritSect)
911{
912 PDMDEV_ASSERT_DEVINS(pDevIns);
913 RT_NOREF(pDevIns);
914 return PDMCritSectIsInitialized(pCritSect);
915}
916
917
918/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectHasWaiters} */
919static DECLCALLBACK(bool) pdmR0DevHlp_CritSectHasWaiters(PPDMDEVINS pDevIns, PCPDMCRITSECT pCritSect)
920{
921 PDMDEV_ASSERT_DEVINS(pDevIns);
922 RT_NOREF(pDevIns);
923 return PDMCritSectHasWaiters(pCritSect);
924}
925
926
927/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectGetRecursion} */
928static DECLCALLBACK(uint32_t) pdmR0DevHlp_CritSectGetRecursion(PPDMDEVINS pDevIns, PCPDMCRITSECT pCritSect)
929{
930 PDMDEV_ASSERT_DEVINS(pDevIns);
931 RT_NOREF(pDevIns);
932 return PDMCritSectGetRecursion(pCritSect);
933}
934
935
936/** @interface_method_impl{PDMDEVHLPR0,pfnCritSectScheduleExitEvent} */
937static DECLCALLBACK(int) pdmR0DevHlp_CritSectScheduleExitEvent(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect,
938 SUPSEMEVENT hEventToSignal)
939{
940 PDMDEV_ASSERT_DEVINS(pDevIns);
941 RT_NOREF(pDevIns);
942 return PDMHCCritSectScheduleExitEvent(pCritSect, hEventToSignal);
943}
944
945
946/** @interface_method_impl{PDMDEVHLPR0,pfnDBGFTraceBuf} */
947static DECLCALLBACK(RTTRACEBUF) pdmR0DevHlp_DBGFTraceBuf(PPDMDEVINS pDevIns)
948{
949 PDMDEV_ASSERT_DEVINS(pDevIns);
950 RTTRACEBUF hTraceBuf = pDevIns->Internal.s.pGVM->hTraceBufR0;
951 LogFlow(("pdmR0DevHlp_DBGFTraceBuf: caller='%p'/%d: returns %p\n", pDevIns, pDevIns->iInstance, hTraceBuf));
952 return hTraceBuf;
953}
954
955
956/** @interface_method_impl{PDMDEVHLPR0,pfnPCIBusSetUpContext} */
957static DECLCALLBACK(int) pdmR0DevHlp_PCIBusSetUpContext(PPDMDEVINS pDevIns, PPDMPCIBUSREGR0 pPciBusReg, PCPDMPCIHLPR0 *ppPciHlp)
958{
959 PDMDEV_ASSERT_DEVINS(pDevIns);
960 LogFlow(("pdmR0DevHlp_PCIBusSetUpContext: caller='%p'/%d: pPciBusReg=%p{.u32Version=%#x, .iBus=%#u, .pfnSetIrq=%p, u32EnvVersion=%#x} ppPciHlp=%p\n",
961 pDevIns, pDevIns->iInstance, pPciBusReg, pPciBusReg->u32Version, pPciBusReg->iBus, pPciBusReg->pfnSetIrq,
962 pPciBusReg->u32EndVersion, ppPciHlp));
963 PGVM pGVM = pDevIns->Internal.s.pGVM;
964
965 /*
966 * Validate input.
967 */
968 AssertPtrReturn(pPciBusReg, VERR_INVALID_POINTER);
969 AssertLogRelMsgReturn(pPciBusReg->u32Version == PDM_PCIBUSREGCC_VERSION,
970 ("%#x vs %#x\n", pPciBusReg->u32Version, PDM_PCIBUSREGCC_VERSION), VERR_VERSION_MISMATCH);
971 AssertPtrReturn(pPciBusReg->pfnSetIrq, VERR_INVALID_POINTER);
972 AssertLogRelMsgReturn(pPciBusReg->u32EndVersion == PDM_PCIBUSREGCC_VERSION,
973 ("%#x vs %#x\n", pPciBusReg->u32EndVersion, PDM_PCIBUSREGCC_VERSION), VERR_VERSION_MISMATCH);
974
975 AssertPtrReturn(ppPciHlp, VERR_INVALID_POINTER);
976
977 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
978 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
979
980 /* Check the shared bus data (registered earlier from ring-3): */
981 uint32_t iBus = pPciBusReg->iBus;
982 ASMCompilerBarrier();
983 AssertLogRelMsgReturn(iBus < RT_ELEMENTS(pGVM->pdm.s.aPciBuses), ("iBus=%#x\n", iBus), VERR_OUT_OF_RANGE);
984 PPDMPCIBUS pPciBusShared = &pGVM->pdm.s.aPciBuses[iBus];
985 AssertLogRelMsgReturn(pPciBusShared->iBus == iBus, ("%u vs %u\n", pPciBusShared->iBus, iBus), VERR_INVALID_PARAMETER);
986 AssertLogRelMsgReturn(pPciBusShared->pDevInsR3 == pDevIns->pDevInsForR3,
987 ("%p vs %p (iBus=%u)\n", pPciBusShared->pDevInsR3, pDevIns->pDevInsForR3, iBus), VERR_NOT_OWNER);
988
989 /* Check that the bus isn't already registered in ring-0: */
990 AssertCompile(RT_ELEMENTS(pGVM->pdm.s.aPciBuses) == RT_ELEMENTS(pGVM->pdmr0.s.aPciBuses));
991 PPDMPCIBUSR0 pPciBusR0 = &pGVM->pdmr0.s.aPciBuses[iBus];
992 AssertLogRelMsgReturn(pPciBusR0->pDevInsR0 == NULL,
993 ("%p (caller pDevIns=%p, iBus=%u)\n", pPciBusR0->pDevInsR0, pDevIns, iBus),
994 VERR_ALREADY_EXISTS);
995
996 /*
997 * Do the registering.
998 */
999 pPciBusR0->iBus = iBus;
1000 pPciBusR0->uPadding0 = 0xbeefbeef;
1001 pPciBusR0->pfnSetIrqR0 = pPciBusReg->pfnSetIrq;
1002 pPciBusR0->pDevInsR0 = pDevIns;
1003
1004 *ppPciHlp = &g_pdmR0PciHlp;
1005
1006 LogFlow(("pdmR0DevHlp_PCIBusSetUpContext: caller='%p'/%d: returns VINF_SUCCESS\n", pDevIns, pDevIns->iInstance));
1007 return VINF_SUCCESS;
1008}
1009
1010
1011/** @interface_method_impl{PDMDEVHLPR0,pfnIommuSetUpContext} */
1012static DECLCALLBACK(int) pdmR0DevHlp_IommuSetUpContext(PPDMDEVINS pDevIns, PPDMIOMMUREGR0 pIommuReg, PCPDMIOMMUHLPR0 *ppIommuHlp)
1013{
1014 PDMDEV_ASSERT_DEVINS(pDevIns);
1015 LogFlow(("pdmR0DevHlp_IommuSetUpContext: caller='%p'/%d: pIommuReg=%p{.u32Version=%#x, u32TheEnd=%#x} ppIommuHlp=%p\n",
1016 pDevIns, pDevIns->iInstance, pIommuReg, pIommuReg->u32Version, pIommuReg->u32TheEnd, ppIommuHlp));
1017 PGVM pGVM = pDevIns->Internal.s.pGVM;
1018
1019 /*
1020 * Validate input.
1021 */
1022 AssertPtrReturn(pIommuReg, VERR_INVALID_POINTER);
1023 AssertLogRelMsgReturn(pIommuReg->u32Version == PDM_IOMMUREGCC_VERSION,
1024 ("%#x vs %#x\n", pIommuReg->u32Version, PDM_IOMMUREGCC_VERSION), VERR_VERSION_MISMATCH);
1025 AssertPtrReturn(pIommuReg->pfnMemAccess, VERR_INVALID_POINTER);
1026 AssertPtrReturn(pIommuReg->pfnMemBulkAccess, VERR_INVALID_POINTER);
1027 AssertPtrReturn(pIommuReg->pfnMsiRemap, VERR_INVALID_POINTER);
1028 AssertLogRelMsgReturn(pIommuReg->u32TheEnd == PDM_IOMMUREGCC_VERSION,
1029 ("%#x vs %#x\n", pIommuReg->u32TheEnd, PDM_IOMMUREGCC_VERSION), VERR_VERSION_MISMATCH);
1030
1031 AssertPtrReturn(ppIommuHlp, VERR_INVALID_POINTER);
1032
1033 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
1034 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
1035
1036 /* Check the IOMMU shared data (registered earlier from ring-3). */
1037 uint32_t const idxIommu = pIommuReg->idxIommu;
1038 ASMCompilerBarrier();
1039 AssertLogRelMsgReturn(idxIommu < RT_ELEMENTS(pGVM->pdm.s.aIommus), ("idxIommu=%#x\n", idxIommu), VERR_OUT_OF_RANGE);
1040 PPDMIOMMUR3 pIommuShared = &pGVM->pdm.s.aIommus[idxIommu];
1041 AssertLogRelMsgReturn(pIommuShared->idxIommu == idxIommu, ("%u vs %u\n", pIommuShared->idxIommu, idxIommu), VERR_INVALID_PARAMETER);
1042 AssertLogRelMsgReturn(pIommuShared->pDevInsR3 == pDevIns->pDevInsForR3,
1043 ("%p vs %p (idxIommu=%u)\n", pIommuShared->pDevInsR3, pDevIns->pDevInsForR3, idxIommu), VERR_NOT_OWNER);
1044
1045 /* Check that the IOMMU isn't already registered in ring-0. */
1046 AssertCompile(RT_ELEMENTS(pGVM->pdm.s.aIommus) == RT_ELEMENTS(pGVM->pdmr0.s.aIommus));
1047 PPDMIOMMUR0 pIommuR0 = &pGVM->pdmr0.s.aIommus[idxIommu];
1048 AssertLogRelMsgReturn(pIommuR0->pDevInsR0 == NULL,
1049 ("%p (caller pDevIns=%p, idxIommu=%u)\n", pIommuR0->pDevInsR0, pDevIns, idxIommu),
1050 VERR_ALREADY_EXISTS);
1051
1052 /*
1053 * Register.
1054 */
1055 pIommuR0->idxIommu = idxIommu;
1056 pIommuR0->uPadding0 = 0xdeaddead;
1057 pIommuR0->pDevInsR0 = pDevIns;
1058 pIommuR0->pfnMemAccess = pIommuReg->pfnMemAccess;
1059 pIommuR0->pfnMemBulkAccess = pIommuReg->pfnMemBulkAccess;
1060 pIommuR0->pfnMsiRemap = pIommuReg->pfnMsiRemap;
1061
1062 *ppIommuHlp = &g_pdmR0IommuHlp;
1063
1064 LogFlow(("pdmR0DevHlp_IommuSetUpContext: caller='%p'/%d: returns VINF_SUCCESS\n", pDevIns, pDevIns->iInstance));
1065 return VINF_SUCCESS;
1066}
1067
1068
1069/** @interface_method_impl{PDMDEVHLPR0,pfnPICSetUpContext} */
1070static DECLCALLBACK(int) pdmR0DevHlp_PICSetUpContext(PPDMDEVINS pDevIns, PPDMPICREG pPicReg, PCPDMPICHLP *ppPicHlp)
1071{
1072 PDMDEV_ASSERT_DEVINS(pDevIns);
1073 LogFlow(("pdmR0DevHlp_PICSetUpContext: caller='%s'/%d: pPicReg=%p:{.u32Version=%#x, .pfnSetIrq=%p, .pfnGetInterrupt=%p, .u32TheEnd=%#x } ppPicHlp=%p\n",
1074 pDevIns->pReg->szName, pDevIns->iInstance, pPicReg, pPicReg->u32Version, pPicReg->pfnSetIrq, pPicReg->pfnGetInterrupt, pPicReg->u32TheEnd, ppPicHlp));
1075 PGVM pGVM = pDevIns->Internal.s.pGVM;
1076
1077 /*
1078 * Validate input.
1079 */
1080 AssertMsgReturn(pPicReg->u32Version == PDM_PICREG_VERSION,
1081 ("%s/%d: u32Version=%#x expected %#x\n", pDevIns->pReg->szName, pDevIns->iInstance, pPicReg->u32Version, PDM_PICREG_VERSION),
1082 VERR_VERSION_MISMATCH);
1083 AssertPtrReturn(pPicReg->pfnSetIrq, VERR_INVALID_POINTER);
1084 AssertPtrReturn(pPicReg->pfnGetInterrupt, VERR_INVALID_POINTER);
1085 AssertMsgReturn(pPicReg->u32TheEnd == PDM_PICREG_VERSION,
1086 ("%s/%d: u32TheEnd=%#x expected %#x\n", pDevIns->pReg->szName, pDevIns->iInstance, pPicReg->u32TheEnd, PDM_PICREG_VERSION),
1087 VERR_VERSION_MISMATCH);
1088 AssertPtrReturn(ppPicHlp, VERR_INVALID_POINTER);
1089
1090 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
1091 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
1092
1093 /* Check that it's the same device as made the ring-3 registrations: */
1094 AssertLogRelMsgReturn(pGVM->pdm.s.Pic.pDevInsR3 == pDevIns->pDevInsForR3,
1095 ("%p vs %p\n", pGVM->pdm.s.Pic.pDevInsR3, pDevIns->pDevInsForR3), VERR_NOT_OWNER);
1096
1097 /* Check that it isn't already registered in ring-0: */
1098 AssertLogRelMsgReturn(pGVM->pdm.s.Pic.pDevInsR0 == NULL, ("%p (caller pDevIns=%p)\n", pGVM->pdm.s.Pic.pDevInsR0, pDevIns),
1099 VERR_ALREADY_EXISTS);
1100
1101 /*
1102 * Take down the callbacks and instance.
1103 */
1104 pGVM->pdm.s.Pic.pDevInsR0 = pDevIns;
1105 pGVM->pdm.s.Pic.pfnSetIrqR0 = pPicReg->pfnSetIrq;
1106 pGVM->pdm.s.Pic.pfnGetInterruptR0 = pPicReg->pfnGetInterrupt;
1107 Log(("PDM: Registered PIC device '%s'/%d pDevIns=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, pDevIns));
1108
1109 /* set the helper pointer and return. */
1110 *ppPicHlp = &g_pdmR0PicHlp;
1111 LogFlow(("pdmR0DevHlp_PICSetUpContext: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, VINF_SUCCESS));
1112 return VINF_SUCCESS;
1113}
1114
1115
1116/** @interface_method_impl{PDMDEVHLPR0,pfnApicSetUpContext} */
1117static DECLCALLBACK(int) pdmR0DevHlp_ApicSetUpContext(PPDMDEVINS pDevIns)
1118{
1119 PDMDEV_ASSERT_DEVINS(pDevIns);
1120 LogFlow(("pdmR0DevHlp_ApicSetUpContext: caller='%s'/%d:\n", pDevIns->pReg->szName, pDevIns->iInstance));
1121 PGVM pGVM = pDevIns->Internal.s.pGVM;
1122
1123 /*
1124 * Validate input.
1125 */
1126 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
1127 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
1128
1129 /* Check that it's the same device as made the ring-3 registrations: */
1130 AssertLogRelMsgReturn(pGVM->pdm.s.Apic.pDevInsR3 == pDevIns->pDevInsForR3,
1131 ("%p vs %p\n", pGVM->pdm.s.Apic.pDevInsR3, pDevIns->pDevInsForR3), VERR_NOT_OWNER);
1132
1133 /* Check that it isn't already registered in ring-0: */
1134 AssertLogRelMsgReturn(pGVM->pdm.s.Apic.pDevInsR0 == NULL, ("%p (caller pDevIns=%p)\n", pGVM->pdm.s.Apic.pDevInsR0, pDevIns),
1135 VERR_ALREADY_EXISTS);
1136
1137 /*
1138 * Take down the instance.
1139 */
1140 pGVM->pdm.s.Apic.pDevInsR0 = pDevIns;
1141 Log(("PDM: Registered APIC device '%s'/%d pDevIns=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, pDevIns));
1142
1143 /* set the helper pointer and return. */
1144 LogFlow(("pdmR0DevHlp_ApicSetUpContext: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, VINF_SUCCESS));
1145 return VINF_SUCCESS;
1146}
1147
1148
1149/** @interface_method_impl{PDMDEVHLPR0,pfnIoApicSetUpContext} */
1150static DECLCALLBACK(int) pdmR0DevHlp_IoApicSetUpContext(PPDMDEVINS pDevIns, PPDMIOAPICREG pIoApicReg, PCPDMIOAPICHLP *ppIoApicHlp)
1151{
1152 PDMDEV_ASSERT_DEVINS(pDevIns);
1153 LogFlow(("pdmR0DevHlp_IoApicSetUpContext: caller='%s'/%d: pIoApicReg=%p:{.u32Version=%#x, .pfnSetIrq=%p, .pfnSendMsi=%p, .pfnSetEoi=%p, .u32TheEnd=%#x } ppIoApicHlp=%p\n",
1154 pDevIns->pReg->szName, pDevIns->iInstance, pIoApicReg, pIoApicReg->u32Version, pIoApicReg->pfnSetIrq, pIoApicReg->pfnSendMsi, pIoApicReg->pfnSetEoi, pIoApicReg->u32TheEnd, ppIoApicHlp));
1155 PGVM pGVM = pDevIns->Internal.s.pGVM;
1156
1157 /*
1158 * Validate input.
1159 */
1160 AssertMsgReturn(pIoApicReg->u32Version == PDM_IOAPICREG_VERSION,
1161 ("%s/%d: u32Version=%#x expected %#x\n", pDevIns->pReg->szName, pDevIns->iInstance, pIoApicReg->u32Version, PDM_IOAPICREG_VERSION),
1162 VERR_VERSION_MISMATCH);
1163 AssertPtrReturn(pIoApicReg->pfnSetIrq, VERR_INVALID_POINTER);
1164 AssertPtrReturn(pIoApicReg->pfnSendMsi, VERR_INVALID_POINTER);
1165 AssertPtrReturn(pIoApicReg->pfnSetEoi, VERR_INVALID_POINTER);
1166 AssertMsgReturn(pIoApicReg->u32TheEnd == PDM_IOAPICREG_VERSION,
1167 ("%s/%d: u32TheEnd=%#x expected %#x\n", pDevIns->pReg->szName, pDevIns->iInstance, pIoApicReg->u32TheEnd, PDM_IOAPICREG_VERSION),
1168 VERR_VERSION_MISMATCH);
1169 AssertPtrReturn(ppIoApicHlp, VERR_INVALID_POINTER);
1170
1171 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
1172 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
1173
1174 /* Check that it's the same device as made the ring-3 registrations: */
1175 AssertLogRelMsgReturn(pGVM->pdm.s.IoApic.pDevInsR3 == pDevIns->pDevInsForR3,
1176 ("%p vs %p\n", pGVM->pdm.s.IoApic.pDevInsR3, pDevIns->pDevInsForR3), VERR_NOT_OWNER);
1177
1178 /* Check that it isn't already registered in ring-0: */
1179 AssertLogRelMsgReturn(pGVM->pdm.s.IoApic.pDevInsR0 == NULL, ("%p (caller pDevIns=%p)\n", pGVM->pdm.s.IoApic.pDevInsR0, pDevIns),
1180 VERR_ALREADY_EXISTS);
1181
1182 /*
1183 * Take down the callbacks and instance.
1184 */
1185 pGVM->pdm.s.IoApic.pDevInsR0 = pDevIns;
1186 pGVM->pdm.s.IoApic.pfnSetIrqR0 = pIoApicReg->pfnSetIrq;
1187 pGVM->pdm.s.IoApic.pfnSendMsiR0 = pIoApicReg->pfnSendMsi;
1188 pGVM->pdm.s.IoApic.pfnSetEoiR0 = pIoApicReg->pfnSetEoi;
1189 Log(("PDM: Registered IOAPIC device '%s'/%d pDevIns=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, pDevIns));
1190
1191 /* set the helper pointer and return. */
1192 *ppIoApicHlp = &g_pdmR0IoApicHlp;
1193 LogFlow(("pdmR0DevHlp_IoApicSetUpContext: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, VINF_SUCCESS));
1194 return VINF_SUCCESS;
1195}
1196
1197
1198/** @interface_method_impl{PDMDEVHLPR0,pfnHpetSetUpContext} */
1199static DECLCALLBACK(int) pdmR0DevHlp_HpetSetUpContext(PPDMDEVINS pDevIns, PPDMHPETREG pHpetReg, PCPDMHPETHLPR0 *ppHpetHlp)
1200{
1201 PDMDEV_ASSERT_DEVINS(pDevIns);
1202 LogFlow(("pdmR0DevHlp_HpetSetUpContext: caller='%s'/%d: pHpetReg=%p:{.u32Version=%#x, } ppHpetHlp=%p\n",
1203 pDevIns->pReg->szName, pDevIns->iInstance, pHpetReg, pHpetReg->u32Version, ppHpetHlp));
1204 PGVM pGVM = pDevIns->Internal.s.pGVM;
1205
1206 /*
1207 * Validate input.
1208 */
1209 AssertMsgReturn(pHpetReg->u32Version == PDM_HPETREG_VERSION,
1210 ("%s/%d: u32Version=%#x expected %#x\n", pDevIns->pReg->szName, pDevIns->iInstance, pHpetReg->u32Version, PDM_HPETREG_VERSION),
1211 VERR_VERSION_MISMATCH);
1212 AssertPtrReturn(ppHpetHlp, VERR_INVALID_POINTER);
1213
1214 VM_ASSERT_STATE_RETURN(pGVM, VMSTATE_CREATING, VERR_WRONG_ORDER);
1215 VM_ASSERT_EMT0_RETURN(pGVM, VERR_VM_THREAD_NOT_EMT);
1216
1217 /* Check that it's the same device as made the ring-3 registrations: */
1218 AssertLogRelMsgReturn(pGVM->pdm.s.pHpet == pDevIns->pDevInsForR3, ("%p vs %p\n", pGVM->pdm.s.pHpet, pDevIns->pDevInsForR3),
1219 VERR_NOT_OWNER);
1220
1221 ///* Check that it isn't already registered in ring-0: */
1222 //AssertLogRelMsgReturn(pGVM->pdm.s.Hpet.pDevInsR0 == NULL, ("%p (caller pDevIns=%p)\n", pGVM->pdm.s.Hpet.pDevInsR0, pDevIns),
1223 // VERR_ALREADY_EXISTS);
1224
1225 /*
1226 * Nothing to take down here at present.
1227 */
1228 Log(("PDM: Registered HPET device '%s'/%d pDevIns=%p\n", pDevIns->pReg->szName, pDevIns->iInstance, pDevIns));
1229
1230 /* set the helper pointer and return. */
1231 *ppHpetHlp = &g_pdmR0HpetHlp;
1232 LogFlow(("pdmR0DevHlp_HpetSetUpContext: caller='%s'/%d: returns %Rrc\n", pDevIns->pReg->szName, pDevIns->iInstance, VINF_SUCCESS));
1233 return VINF_SUCCESS;
1234}
1235
1236
1237/**
1238 * The Ring-0 Device Helper Callbacks.
1239 */
1240extern DECLEXPORT(const PDMDEVHLPR0) g_pdmR0DevHlp =
1241{
1242 PDM_DEVHLPR0_VERSION,
1243 pdmR0DevHlp_IoPortSetUpContextEx,
1244 pdmR0DevHlp_MmioSetUpContextEx,
1245 pdmR0DevHlp_Mmio2SetUpContext,
1246 pdmR0DevHlp_PCIPhysRead,
1247 pdmR0DevHlp_PCIPhysWrite,
1248 pdmR0DevHlp_PCISetIrq,
1249 pdmR0DevHlp_ISASetIrq,
1250 pdmR0DevHlp_PhysRead,
1251 pdmR0DevHlp_PhysWrite,
1252 pdmR0DevHlp_A20IsEnabled,
1253 pdmR0DevHlp_VMState,
1254 pdmR0DevHlp_VMSetError,
1255 pdmR0DevHlp_VMSetErrorV,
1256 pdmR0DevHlp_VMSetRuntimeError,
1257 pdmR0DevHlp_VMSetRuntimeErrorV,
1258 pdmR0DevHlp_GetVM,
1259 pdmR0DevHlp_GetVMCPU,
1260 pdmR0DevHlp_GetCurrentCpuId,
1261 pdmR0DevHlp_TimerFromMicro,
1262 pdmR0DevHlp_TimerFromMilli,
1263 pdmR0DevHlp_TimerFromNano,
1264 pdmR0DevHlp_TimerGet,
1265 pdmR0DevHlp_TimerGetFreq,
1266 pdmR0DevHlp_TimerGetNano,
1267 pdmR0DevHlp_TimerIsActive,
1268 pdmR0DevHlp_TimerIsLockOwner,
1269 pdmR0DevHlp_TimerLockClock,
1270 pdmR0DevHlp_TimerLockClock2,
1271 pdmR0DevHlp_TimerSet,
1272 pdmR0DevHlp_TimerSetFrequencyHint,
1273 pdmR0DevHlp_TimerSetMicro,
1274 pdmR0DevHlp_TimerSetMillies,
1275 pdmR0DevHlp_TimerSetNano,
1276 pdmR0DevHlp_TimerSetRelative,
1277 pdmR0DevHlp_TimerStop,
1278 pdmR0DevHlp_TimerUnlockClock,
1279 pdmR0DevHlp_TimerUnlockClock2,
1280 pdmR0DevHlp_TMTimeVirtGet,
1281 pdmR0DevHlp_TMTimeVirtGetFreq,
1282 pdmR0DevHlp_TMTimeVirtGetNano,
1283 pdmR0DevHlp_QueueToPtr,
1284 pdmR0DevHlp_QueueAlloc,
1285 pdmR0DevHlp_QueueInsert,
1286 pdmR0DevHlp_QueueInsertEx,
1287 pdmR0DevHlp_QueueFlushIfNecessary,
1288 pdmR0DevHlp_TaskTrigger,
1289 pdmR0DevHlp_SUPSemEventSignal,
1290 pdmR0DevHlp_SUPSemEventWaitNoResume,
1291 pdmR0DevHlp_SUPSemEventWaitNsAbsIntr,
1292 pdmR0DevHlp_SUPSemEventWaitNsRelIntr,
1293 pdmR0DevHlp_SUPSemEventGetResolution,
1294 pdmR0DevHlp_SUPSemEventMultiSignal,
1295 pdmR0DevHlp_SUPSemEventMultiReset,
1296 pdmR0DevHlp_SUPSemEventMultiWaitNoResume,
1297 pdmR0DevHlp_SUPSemEventMultiWaitNsAbsIntr,
1298 pdmR0DevHlp_SUPSemEventMultiWaitNsRelIntr,
1299 pdmR0DevHlp_SUPSemEventMultiGetResolution,
1300 pdmR0DevHlp_CritSectGetNop,
1301 pdmR0DevHlp_SetDeviceCritSect,
1302 pdmR0DevHlp_CritSectEnter,
1303 pdmR0DevHlp_CritSectEnterDebug,
1304 pdmR0DevHlp_CritSectTryEnter,
1305 pdmR0DevHlp_CritSectTryEnterDebug,
1306 pdmR0DevHlp_CritSectLeave,
1307 pdmR0DevHlp_CritSectIsOwner,
1308 pdmR0DevHlp_CritSectIsInitialized,
1309 pdmR0DevHlp_CritSectHasWaiters,
1310 pdmR0DevHlp_CritSectGetRecursion,
1311 pdmR0DevHlp_CritSectScheduleExitEvent,
1312 pdmR0DevHlp_DBGFTraceBuf,
1313 pdmR0DevHlp_PCIBusSetUpContext,
1314 pdmR0DevHlp_IommuSetUpContext,
1315 pdmR0DevHlp_PICSetUpContext,
1316 pdmR0DevHlp_ApicSetUpContext,
1317 pdmR0DevHlp_IoApicSetUpContext,
1318 pdmR0DevHlp_HpetSetUpContext,
1319 NULL /*pfnReserved1*/,
1320 NULL /*pfnReserved2*/,
1321 NULL /*pfnReserved3*/,
1322 NULL /*pfnReserved4*/,
1323 NULL /*pfnReserved5*/,
1324 NULL /*pfnReserved6*/,
1325 NULL /*pfnReserved7*/,
1326 NULL /*pfnReserved8*/,
1327 NULL /*pfnReserved9*/,
1328 NULL /*pfnReserved10*/,
1329 PDM_DEVHLPR0_VERSION
1330};
1331
1332
1333#ifdef VBOX_WITH_DBGF_TRACING
1334/**
1335 * The Ring-0 Device Helper Callbacks - tracing variant.
1336 */
1337extern DECLEXPORT(const PDMDEVHLPR0) g_pdmR0DevHlpTracing =
1338{
1339 PDM_DEVHLPR0_VERSION,
1340 pdmR0DevHlpTracing_IoPortSetUpContextEx,
1341 pdmR0DevHlpTracing_MmioSetUpContextEx,
1342 pdmR0DevHlp_Mmio2SetUpContext,
1343 pdmR0DevHlpTracing_PCIPhysRead,
1344 pdmR0DevHlpTracing_PCIPhysWrite,
1345 pdmR0DevHlpTracing_PCISetIrq,
1346 pdmR0DevHlpTracing_ISASetIrq,
1347 pdmR0DevHlp_PhysRead,
1348 pdmR0DevHlp_PhysWrite,
1349 pdmR0DevHlp_A20IsEnabled,
1350 pdmR0DevHlp_VMState,
1351 pdmR0DevHlp_VMSetError,
1352 pdmR0DevHlp_VMSetErrorV,
1353 pdmR0DevHlp_VMSetRuntimeError,
1354 pdmR0DevHlp_VMSetRuntimeErrorV,
1355 pdmR0DevHlp_GetVM,
1356 pdmR0DevHlp_GetVMCPU,
1357 pdmR0DevHlp_GetCurrentCpuId,
1358 pdmR0DevHlp_TimerFromMicro,
1359 pdmR0DevHlp_TimerFromMilli,
1360 pdmR0DevHlp_TimerFromNano,
1361 pdmR0DevHlp_TimerGet,
1362 pdmR0DevHlp_TimerGetFreq,
1363 pdmR0DevHlp_TimerGetNano,
1364 pdmR0DevHlp_TimerIsActive,
1365 pdmR0DevHlp_TimerIsLockOwner,
1366 pdmR0DevHlp_TimerLockClock,
1367 pdmR0DevHlp_TimerLockClock2,
1368 pdmR0DevHlp_TimerSet,
1369 pdmR0DevHlp_TimerSetFrequencyHint,
1370 pdmR0DevHlp_TimerSetMicro,
1371 pdmR0DevHlp_TimerSetMillies,
1372 pdmR0DevHlp_TimerSetNano,
1373 pdmR0DevHlp_TimerSetRelative,
1374 pdmR0DevHlp_TimerStop,
1375 pdmR0DevHlp_TimerUnlockClock,
1376 pdmR0DevHlp_TimerUnlockClock2,
1377 pdmR0DevHlp_TMTimeVirtGet,
1378 pdmR0DevHlp_TMTimeVirtGetFreq,
1379 pdmR0DevHlp_TMTimeVirtGetNano,
1380 pdmR0DevHlp_QueueToPtr,
1381 pdmR0DevHlp_QueueAlloc,
1382 pdmR0DevHlp_QueueInsert,
1383 pdmR0DevHlp_QueueInsertEx,
1384 pdmR0DevHlp_QueueFlushIfNecessary,
1385 pdmR0DevHlp_TaskTrigger,
1386 pdmR0DevHlp_SUPSemEventSignal,
1387 pdmR0DevHlp_SUPSemEventWaitNoResume,
1388 pdmR0DevHlp_SUPSemEventWaitNsAbsIntr,
1389 pdmR0DevHlp_SUPSemEventWaitNsRelIntr,
1390 pdmR0DevHlp_SUPSemEventGetResolution,
1391 pdmR0DevHlp_SUPSemEventMultiSignal,
1392 pdmR0DevHlp_SUPSemEventMultiReset,
1393 pdmR0DevHlp_SUPSemEventMultiWaitNoResume,
1394 pdmR0DevHlp_SUPSemEventMultiWaitNsAbsIntr,
1395 pdmR0DevHlp_SUPSemEventMultiWaitNsRelIntr,
1396 pdmR0DevHlp_SUPSemEventMultiGetResolution,
1397 pdmR0DevHlp_CritSectGetNop,
1398 pdmR0DevHlp_SetDeviceCritSect,
1399 pdmR0DevHlp_CritSectEnter,
1400 pdmR0DevHlp_CritSectEnterDebug,
1401 pdmR0DevHlp_CritSectTryEnter,
1402 pdmR0DevHlp_CritSectTryEnterDebug,
1403 pdmR0DevHlp_CritSectLeave,
1404 pdmR0DevHlp_CritSectIsOwner,
1405 pdmR0DevHlp_CritSectIsInitialized,
1406 pdmR0DevHlp_CritSectHasWaiters,
1407 pdmR0DevHlp_CritSectGetRecursion,
1408 pdmR0DevHlp_CritSectScheduleExitEvent,
1409 pdmR0DevHlp_DBGFTraceBuf,
1410 pdmR0DevHlp_PCIBusSetUpContext,
1411 pdmR0DevHlp_IommuSetUpContext,
1412 pdmR0DevHlp_PICSetUpContext,
1413 pdmR0DevHlp_ApicSetUpContext,
1414 pdmR0DevHlp_IoApicSetUpContext,
1415 pdmR0DevHlp_HpetSetUpContext,
1416 NULL /*pfnReserved1*/,
1417 NULL /*pfnReserved2*/,
1418 NULL /*pfnReserved3*/,
1419 NULL /*pfnReserved4*/,
1420 NULL /*pfnReserved5*/,
1421 NULL /*pfnReserved6*/,
1422 NULL /*pfnReserved7*/,
1423 NULL /*pfnReserved8*/,
1424 NULL /*pfnReserved9*/,
1425 NULL /*pfnReserved10*/,
1426 PDM_DEVHLPR0_VERSION
1427};
1428#endif
1429
1430
1431/** @} */
1432
1433
1434/** @name PIC Ring-0 Helpers
1435 * @{
1436 */
1437
1438/** @interface_method_impl{PDMPICHLP,pfnSetInterruptFF} */
1439static DECLCALLBACK(void) pdmR0PicHlp_SetInterruptFF(PPDMDEVINS pDevIns)
1440{
1441 PDMDEV_ASSERT_DEVINS(pDevIns);
1442 PGVM pGVM = (PGVM)pDevIns->Internal.s.pGVM;
1443 PVMCPUCC pVCpu = &pGVM->aCpus[0]; /* for PIC we always deliver to CPU 0, MP use APIC */
1444 /** @todo r=ramshankar: Propagating rcRZ and make all callers handle it? */
1445 APICLocalInterrupt(pVCpu, 0 /* u8Pin */, 1 /* u8Level */, VINF_SUCCESS /* rcRZ */);
1446}
1447
1448
1449/** @interface_method_impl{PDMPICHLP,pfnClearInterruptFF} */
1450static DECLCALLBACK(void) pdmR0PicHlp_ClearInterruptFF(PPDMDEVINS pDevIns)
1451{
1452 PDMDEV_ASSERT_DEVINS(pDevIns);
1453 PGVM pGVM = (PGVM)pDevIns->Internal.s.pGVM;
1454 PVMCPUCC pVCpu = &pGVM->aCpus[0]; /* for PIC we always deliver to CPU 0, MP use APIC */
1455 /** @todo r=ramshankar: Propagating rcRZ and make all callers handle it? */
1456 APICLocalInterrupt(pVCpu, 0 /* u8Pin */, 0 /* u8Level */, VINF_SUCCESS /* rcRZ */);
1457}
1458
1459
1460/** @interface_method_impl{PDMPICHLP,pfnLock} */
1461static DECLCALLBACK(int) pdmR0PicHlp_Lock(PPDMDEVINS pDevIns, int rc)
1462{
1463 PDMDEV_ASSERT_DEVINS(pDevIns);
1464 return pdmLockEx(pDevIns->Internal.s.pGVM, rc);
1465}
1466
1467
1468/** @interface_method_impl{PDMPICHLP,pfnUnlock} */
1469static DECLCALLBACK(void) pdmR0PicHlp_Unlock(PPDMDEVINS pDevIns)
1470{
1471 PDMDEV_ASSERT_DEVINS(pDevIns);
1472 pdmUnlock(pDevIns->Internal.s.pGVM);
1473}
1474
1475
1476/**
1477 * The Ring-0 PIC Helper Callbacks.
1478 */
1479extern DECLEXPORT(const PDMPICHLP) g_pdmR0PicHlp =
1480{
1481 PDM_PICHLP_VERSION,
1482 pdmR0PicHlp_SetInterruptFF,
1483 pdmR0PicHlp_ClearInterruptFF,
1484 pdmR0PicHlp_Lock,
1485 pdmR0PicHlp_Unlock,
1486 PDM_PICHLP_VERSION
1487};
1488
1489/** @} */
1490
1491
1492/** @name I/O APIC Ring-0 Helpers
1493 * @{
1494 */
1495
1496/** @interface_method_impl{PDMIOAPICHLP,pfnApicBusDeliver} */
1497static DECLCALLBACK(int) pdmR0IoApicHlp_ApicBusDeliver(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode,
1498 uint8_t u8DeliveryMode, uint8_t uVector, uint8_t u8Polarity,
1499 uint8_t u8TriggerMode, uint32_t uTagSrc)
1500{
1501 PDMDEV_ASSERT_DEVINS(pDevIns);
1502 PGVM pGVM = pDevIns->Internal.s.pGVM;
1503 LogFlow(("pdmR0IoApicHlp_ApicBusDeliver: caller=%p/%d: u8Dest=%RX8 u8DestMode=%RX8 u8DeliveryMode=%RX8 uVector=%RX8 u8Polarity=%RX8 u8TriggerMode=%RX8 uTagSrc=%#x\n",
1504 pDevIns, pDevIns->iInstance, u8Dest, u8DestMode, u8DeliveryMode, uVector, u8Polarity, u8TriggerMode, uTagSrc));
1505 return APICBusDeliver(pGVM, u8Dest, u8DestMode, u8DeliveryMode, uVector, u8Polarity, u8TriggerMode, uTagSrc);
1506}
1507
1508
1509/** @interface_method_impl{PDMIOAPICHLP,pfnLock} */
1510static DECLCALLBACK(int) pdmR0IoApicHlp_Lock(PPDMDEVINS pDevIns, int rc)
1511{
1512 PDMDEV_ASSERT_DEVINS(pDevIns);
1513 return pdmLockEx(pDevIns->Internal.s.pGVM, rc);
1514}
1515
1516
1517/** @interface_method_impl{PDMIOAPICHLP,pfnUnlock} */
1518static DECLCALLBACK(void) pdmR0IoApicHlp_Unlock(PPDMDEVINS pDevIns)
1519{
1520 PDMDEV_ASSERT_DEVINS(pDevIns);
1521 pdmUnlock(pDevIns->Internal.s.pGVM);
1522}
1523
1524
1525/** @interface_method_impl{PDMIOAPICHLP,pfnIommuMsiRemap} */
1526static DECLCALLBACK(int) pdmR0IoApicHlp_IommuMsiRemap(PPDMDEVINS pDevIns, uint16_t idDevice, PCMSIMSG pMsiIn, PMSIMSG pMsiOut)
1527{
1528 PDMDEV_ASSERT_DEVINS(pDevIns);
1529 LogFlow(("pdmR0IoApicHlp_IommuMsiRemap: caller='%s'/%d: pMsiIn=(%#RX64, %#RU32)\n", pDevIns->pReg->szName,
1530 pDevIns->iInstance, pMsiIn->Addr.u64, pMsiIn->Data.u32));
1531
1532#ifdef VBOX_WITH_IOMMU_AMD
1533 int rc = pdmIommuMsiRemap(pDevIns, idDevice, pMsiIn, pMsiOut);
1534 if (RT_SUCCESS(rc) || rc != VERR_IOMMU_NOT_PRESENT)
1535 return rc;
1536#else
1537 RT_NOREF(pDevIns, idDevice);
1538#endif
1539
1540 *pMsiOut = *pMsiIn;
1541 return VINF_SUCCESS;
1542}
1543
1544
1545/**
1546 * The Ring-0 I/O APIC Helper Callbacks.
1547 */
1548extern DECLEXPORT(const PDMIOAPICHLP) g_pdmR0IoApicHlp =
1549{
1550 PDM_IOAPICHLP_VERSION,
1551 pdmR0IoApicHlp_ApicBusDeliver,
1552 pdmR0IoApicHlp_Lock,
1553 pdmR0IoApicHlp_Unlock,
1554 pdmR0IoApicHlp_IommuMsiRemap,
1555 PDM_IOAPICHLP_VERSION
1556};
1557
1558/** @} */
1559
1560
1561
1562
1563/** @name PCI Bus Ring-0 Helpers
1564 * @{
1565 */
1566
1567/** @interface_method_impl{PDMPCIHLPR0,pfnIsaSetIrq} */
1568static DECLCALLBACK(void) pdmR0PciHlp_IsaSetIrq(PPDMDEVINS pDevIns, int iIrq, int iLevel, uint32_t uTagSrc)
1569{
1570 PDMDEV_ASSERT_DEVINS(pDevIns);
1571 Log4(("pdmR0PciHlp_IsaSetIrq: iIrq=%d iLevel=%d uTagSrc=%#x\n", iIrq, iLevel, uTagSrc));
1572 PGVM pGVM = pDevIns->Internal.s.pGVM;
1573
1574 pdmLock(pGVM);
1575 pdmR0IsaSetIrq(pGVM, iIrq, iLevel, uTagSrc);
1576 pdmUnlock(pGVM);
1577}
1578
1579
1580/** @interface_method_impl{PDMPCIHLPR0,pfnIoApicSetIrq} */
1581static DECLCALLBACK(void) pdmR0PciHlp_IoApicSetIrq(PPDMDEVINS pDevIns, PCIBDF uBusDevFn, int iIrq, int iLevel, uint32_t uTagSrc)
1582{
1583 PDMDEV_ASSERT_DEVINS(pDevIns);
1584 Log4(("pdmR0PciHlp_IoApicSetIrq: uBusDevFn=%#x iIrq=%d iLevel=%d uTagSrc=%#x\n", uBusDevFn, iIrq, iLevel, uTagSrc));
1585 PGVM pGVM = pDevIns->Internal.s.pGVM;
1586
1587 if (pGVM->pdm.s.IoApic.pDevInsR0)
1588 pGVM->pdm.s.IoApic.pfnSetIrqR0(pGVM->pdm.s.IoApic.pDevInsR0, uBusDevFn, iIrq, iLevel, uTagSrc);
1589 else if (pGVM->pdm.s.IoApic.pDevInsR3)
1590 {
1591 /* queue for ring-3 execution. */
1592 PPDMDEVHLPTASK pTask = (PPDMDEVHLPTASK)PDMQueueAlloc(pGVM->pdm.s.pDevHlpQueueR0);
1593 if (pTask)
1594 {
1595 pTask->enmOp = PDMDEVHLPTASKOP_IOAPIC_SET_IRQ;
1596 pTask->pDevInsR3 = NIL_RTR3PTR; /* not required */
1597 pTask->u.IoApicSetIRQ.uBusDevFn = uBusDevFn;
1598 pTask->u.IoApicSetIRQ.iIrq = iIrq;
1599 pTask->u.IoApicSetIRQ.iLevel = iLevel;
1600 pTask->u.IoApicSetIRQ.uTagSrc = uTagSrc;
1601
1602 PDMQueueInsertEx(pGVM->pdm.s.pDevHlpQueueR0, &pTask->Core, 0);
1603 }
1604 else
1605 AssertMsgFailed(("We're out of devhlp queue items!!!\n"));
1606 }
1607}
1608
1609
1610/** @interface_method_impl{PDMPCIHLPR0,pfnIoApicSendMsi} */
1611static DECLCALLBACK(void) pdmR0PciHlp_IoApicSendMsi(PPDMDEVINS pDevIns, PCIBDF uBusDevFn, PCMSIMSG pMsi, uint32_t uTagSrc)
1612{
1613 PDMDEV_ASSERT_DEVINS(pDevIns);
1614 Assert(PCIBDF_IS_VALID(uBusDevFn));
1615 Log4(("pdmR0PciHlp_IoApicSendMsi: uBusDevFn=%#x Msi=(Addr:%#RX64 Data:%#RX32) uTagSrc=%#x\n", uBusDevFn, pMsi->Addr.u64,
1616 pMsi->Data.u32, uTagSrc));
1617 PGVM pGVM = pDevIns->Internal.s.pGVM;
1618 if (pGVM->pdm.s.IoApic.pDevInsR0)
1619 pGVM->pdm.s.IoApic.pfnSendMsiR0(pGVM->pdm.s.IoApic.pDevInsR0, uBusDevFn, pMsi, uTagSrc);
1620 else
1621 AssertFatalMsgFailed(("Lazy bastards!"));
1622}
1623
1624
1625/** @interface_method_impl{PDMPCIHLPR0,pfnLock} */
1626static DECLCALLBACK(int) pdmR0PciHlp_Lock(PPDMDEVINS pDevIns, int rc)
1627{
1628 PDMDEV_ASSERT_DEVINS(pDevIns);
1629 return pdmLockEx(pDevIns->Internal.s.pGVM, rc);
1630}
1631
1632
1633/** @interface_method_impl{PDMPCIHLPR0,pfnUnlock} */
1634static DECLCALLBACK(void) pdmR0PciHlp_Unlock(PPDMDEVINS pDevIns)
1635{
1636 PDMDEV_ASSERT_DEVINS(pDevIns);
1637 pdmUnlock(pDevIns->Internal.s.pGVM);
1638}
1639
1640
1641/** @interface_method_impl{PDMPCIHLPR0,pfnGetBusByNo} */
1642static DECLCALLBACK(PPDMDEVINS) pdmR0PciHlp_GetBusByNo(PPDMDEVINS pDevIns, uint32_t idxPdmBus)
1643{
1644 PDMDEV_ASSERT_DEVINS(pDevIns);
1645 PGVM pGVM = pDevIns->Internal.s.pGVM;
1646 AssertReturn(idxPdmBus < RT_ELEMENTS(pGVM->pdmr0.s.aPciBuses), NULL);
1647 PPDMDEVINS pRetDevIns = pGVM->pdmr0.s.aPciBuses[idxPdmBus].pDevInsR0;
1648 LogFlow(("pdmR3PciHlp_GetBusByNo: caller='%s'/%d: returns %p\n", pDevIns->pReg->szName, pDevIns->iInstance, pRetDevIns));
1649 return pRetDevIns;
1650}
1651
1652
1653/**
1654 * The Ring-0 PCI Bus Helper Callbacks.
1655 */
1656extern DECLEXPORT(const PDMPCIHLPR0) g_pdmR0PciHlp =
1657{
1658 PDM_PCIHLPR0_VERSION,
1659 pdmR0PciHlp_IsaSetIrq,
1660 pdmR0PciHlp_IoApicSetIrq,
1661 pdmR0PciHlp_IoApicSendMsi,
1662 pdmR0PciHlp_Lock,
1663 pdmR0PciHlp_Unlock,
1664 pdmR0PciHlp_GetBusByNo,
1665 PDM_PCIHLPR0_VERSION, /* the end */
1666};
1667
1668/** @} */
1669
1670
1671/** @name IOMMU Ring-0 Helpers
1672 * @{
1673 */
1674
1675/** @interface_method_impl{PDMIOMMUHLPR0,pfnLock} */
1676static DECLCALLBACK(int) pdmR0IommuHlp_Lock(PPDMDEVINS pDevIns, int rc)
1677{
1678 PDMDEV_ASSERT_DEVINS(pDevIns);
1679 return pdmLockEx(pDevIns->Internal.s.pGVM, rc);
1680}
1681
1682
1683/** @interface_method_impl{PDMIOMMUHLPR0,pfnUnlock} */
1684static DECLCALLBACK(void) pdmR0IommuHlp_Unlock(PPDMDEVINS pDevIns)
1685{
1686 PDMDEV_ASSERT_DEVINS(pDevIns);
1687 pdmUnlock(pDevIns->Internal.s.pGVM);
1688}
1689
1690
1691/**
1692 * The Ring-0 IOMMU Helper Callbacks.
1693 */
1694extern DECLEXPORT(const PDMIOMMUHLPR0) g_pdmR0IommuHlp =
1695{
1696 PDM_IOMMUHLPR0_VERSION,
1697 pdmR0IommuHlp_Lock,
1698 pdmR0IommuHlp_Unlock,
1699 PDM_IOMMUHLPR0_VERSION, /* the end */
1700};
1701
1702/** @} */
1703
1704
1705/** @name HPET Ring-0 Helpers
1706 * @{
1707 */
1708/* none */
1709
1710/**
1711 * The Ring-0 HPET Helper Callbacks.
1712 */
1713extern DECLEXPORT(const PDMHPETHLPR0) g_pdmR0HpetHlp =
1714{
1715 PDM_HPETHLPR0_VERSION,
1716 PDM_HPETHLPR0_VERSION, /* the end */
1717};
1718
1719/** @} */
1720
1721
1722/** @name Raw PCI Ring-0 Helpers
1723 * @{
1724 */
1725/* none */
1726
1727/**
1728 * The Ring-0 PCI raw Helper Callbacks.
1729 */
1730extern DECLEXPORT(const PDMPCIRAWHLPR0) g_pdmR0PciRawHlp =
1731{
1732 PDM_PCIRAWHLPR0_VERSION,
1733 PDM_PCIRAWHLPR0_VERSION, /* the end */
1734};
1735
1736/** @} */
1737
1738
1739
1740
1741/**
1742 * Sets an irq on the PIC and I/O APIC.
1743 *
1744 * @returns true if delivered, false if postponed.
1745 * @param pGVM The global (ring-0) VM structure.
1746 * @param iIrq The irq.
1747 * @param iLevel The new level.
1748 * @param uTagSrc The IRQ tag and source.
1749 *
1750 * @remarks The caller holds the PDM lock.
1751 */
1752DECLHIDDEN(bool) pdmR0IsaSetIrq(PGVM pGVM, int iIrq, int iLevel, uint32_t uTagSrc)
1753{
1754 if (RT_LIKELY( ( pGVM->pdm.s.IoApic.pDevInsR0
1755 || !pGVM->pdm.s.IoApic.pDevInsR3)
1756 && ( pGVM->pdm.s.Pic.pDevInsR0
1757 || !pGVM->pdm.s.Pic.pDevInsR3)))
1758 {
1759 if (pGVM->pdm.s.Pic.pDevInsR0)
1760 pGVM->pdm.s.Pic.pfnSetIrqR0(pGVM->pdm.s.Pic.pDevInsR0, iIrq, iLevel, uTagSrc);
1761 if (pGVM->pdm.s.IoApic.pDevInsR0)
1762 pGVM->pdm.s.IoApic.pfnSetIrqR0(pGVM->pdm.s.IoApic.pDevInsR0, NIL_PCIBDF, iIrq, iLevel, uTagSrc);
1763 return true;
1764 }
1765
1766 /* queue for ring-3 execution. */
1767 PPDMDEVHLPTASK pTask = (PPDMDEVHLPTASK)PDMQueueAlloc(pGVM->pdm.s.pDevHlpQueueR0);
1768 AssertReturn(pTask, false);
1769
1770 pTask->enmOp = PDMDEVHLPTASKOP_ISA_SET_IRQ;
1771 pTask->pDevInsR3 = NIL_RTR3PTR; /* not required */
1772 pTask->u.IsaSetIRQ.uBusDevFn = NIL_PCIBDF;
1773 pTask->u.IsaSetIRQ.iIrq = iIrq;
1774 pTask->u.IsaSetIRQ.iLevel = iLevel;
1775 pTask->u.IsaSetIRQ.uTagSrc = uTagSrc;
1776
1777 PDMQueueInsertEx(pGVM->pdm.s.pDevHlpQueueR0, &pTask->Core, 0);
1778 return false;
1779}
1780
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette