VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp@ 48565

Last change on this file since 48565 was 48368, checked in by vboxsync, 11 years ago

Implement MSR_PKG_CST_CONFIG_CONTROL for mac os x.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 209.5 KB
Line 
1/* $Id: CPUM.cpp 48368 2013-09-06 17:28:13Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2013 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/** @page pg_cpum CPUM - CPU Monitor / Manager
19 *
20 * The CPU Monitor / Manager keeps track of all the CPU registers. It is
21 * also responsible for lazy FPU handling and some of the context loading
22 * in raw mode.
23 *
24 * There are three CPU contexts, the most important one is the guest one (GC).
25 * When running in raw-mode (RC) there is a special hyper context for the VMM
26 * part that floats around inside the guest address space. When running in
27 * raw-mode, CPUM also maintains a host context for saving and restoring
28 * registers across world switches. This latter is done in cooperation with the
29 * world switcher (@see pg_vmm).
30 *
31 * @see grp_cpum
32 */
33
34/*******************************************************************************
35* Header Files *
36*******************************************************************************/
37#define LOG_GROUP LOG_GROUP_CPUM
38#include <VBox/vmm/cpum.h>
39#include <VBox/vmm/cpumdis.h>
40#include <VBox/vmm/cpumctx-v1_6.h>
41#include <VBox/vmm/pgm.h>
42#include <VBox/vmm/pdmapi.h>
43#include <VBox/vmm/mm.h>
44#include <VBox/vmm/em.h>
45#include <VBox/vmm/selm.h>
46#include <VBox/vmm/dbgf.h>
47#include <VBox/vmm/patm.h>
48#include <VBox/vmm/hm.h>
49#include <VBox/vmm/ssm.h>
50#include "CPUMInternal.h"
51#include <VBox/vmm/vm.h>
52
53#include <VBox/param.h>
54#include <VBox/dis.h>
55#include <VBox/err.h>
56#include <VBox/log.h>
57#include <iprt/assert.h>
58#include <iprt/asm-amd64-x86.h>
59#include <iprt/string.h>
60#include <iprt/mp.h>
61#include <iprt/cpuset.h>
62#include "internal/pgm.h"
63
64
65/*******************************************************************************
66* Defined Constants And Macros *
67*******************************************************************************/
68/** The current saved state version. */
69#define CPUM_SAVED_STATE_VERSION 14
70/** The current saved state version before using SSMR3PutStruct. */
71#define CPUM_SAVED_STATE_VERSION_MEM 13
72/** The saved state version before introducing the MSR size field. */
73#define CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE 12
74/** The saved state version of 3.2, 3.1 and 3.3 trunk before the hidden
75 * selector register change (CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID). */
76#define CPUM_SAVED_STATE_VERSION_VER3_2 11
77/** The saved state version of 3.0 and 3.1 trunk before the teleportation
78 * changes. */
79#define CPUM_SAVED_STATE_VERSION_VER3_0 10
80/** The saved state version for the 2.1 trunk before the MSR changes. */
81#define CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR 9
82/** The saved state version of 2.0, used for backwards compatibility. */
83#define CPUM_SAVED_STATE_VERSION_VER2_0 8
84/** The saved state version of 1.6, used for backwards compatibility. */
85#define CPUM_SAVED_STATE_VERSION_VER1_6 6
86
87
88/**
89 * This was used in the saved state up to the early life of version 14.
90 *
91 * It indicates that we may have some out-of-sync hidden segement registers.
92 * It is only relevant for raw-mode.
93 */
94#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
95
96
97/*******************************************************************************
98* Structures and Typedefs *
99*******************************************************************************/
100
101/**
102 * What kind of cpu info dump to perform.
103 */
104typedef enum CPUMDUMPTYPE
105{
106 CPUMDUMPTYPE_TERSE,
107 CPUMDUMPTYPE_DEFAULT,
108 CPUMDUMPTYPE_VERBOSE
109} CPUMDUMPTYPE;
110/** Pointer to a cpu info dump type. */
111typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
112
113
114/*******************************************************************************
115* Internal Functions *
116*******************************************************************************/
117static CPUMCPUVENDOR cpumR3DetectVendor(uint32_t uEAX, uint32_t uEBX, uint32_t uECX, uint32_t uEDX);
118static int cpumR3CpuIdInit(PVM pVM);
119static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
120static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
121static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
122static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
123static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
124static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
125static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
126static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
127static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
128static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
129static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
130
131
132/*******************************************************************************
133* Global Variables *
134*******************************************************************************/
135/** Saved state field descriptors for CPUMCTX. */
136static const SSMFIELD g_aCpumCtxFields[] =
137{
138 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
139 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
140 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
141 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
142 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
143 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
144 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
145 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
146 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
147 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
148 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
149 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
150 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
151 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
152 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
153 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
154 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
155 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
156 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
157 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
158 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
159 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
160 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
161 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
162 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
163 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
164 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
165 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
166 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
167 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
168 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
169 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
170 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
171 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
172 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
173 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
174 SSMFIELD_ENTRY( CPUMCTX, rdi),
175 SSMFIELD_ENTRY( CPUMCTX, rsi),
176 SSMFIELD_ENTRY( CPUMCTX, rbp),
177 SSMFIELD_ENTRY( CPUMCTX, rax),
178 SSMFIELD_ENTRY( CPUMCTX, rbx),
179 SSMFIELD_ENTRY( CPUMCTX, rdx),
180 SSMFIELD_ENTRY( CPUMCTX, rcx),
181 SSMFIELD_ENTRY( CPUMCTX, rsp),
182 SSMFIELD_ENTRY( CPUMCTX, rflags),
183 SSMFIELD_ENTRY( CPUMCTX, rip),
184 SSMFIELD_ENTRY( CPUMCTX, r8),
185 SSMFIELD_ENTRY( CPUMCTX, r9),
186 SSMFIELD_ENTRY( CPUMCTX, r10),
187 SSMFIELD_ENTRY( CPUMCTX, r11),
188 SSMFIELD_ENTRY( CPUMCTX, r12),
189 SSMFIELD_ENTRY( CPUMCTX, r13),
190 SSMFIELD_ENTRY( CPUMCTX, r14),
191 SSMFIELD_ENTRY( CPUMCTX, r15),
192 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
193 SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
194 SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
195 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
196 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
197 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
198 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
199 SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
200 SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
201 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
202 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
203 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
204 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
205 SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
206 SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
207 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
208 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
209 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
210 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
211 SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
212 SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
213 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
214 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
215 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
216 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
217 SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
218 SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
219 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
220 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
221 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
222 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
223 SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
224 SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
225 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
226 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
227 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
228 SSMFIELD_ENTRY( CPUMCTX, cr0),
229 SSMFIELD_ENTRY( CPUMCTX, cr2),
230 SSMFIELD_ENTRY( CPUMCTX, cr3),
231 SSMFIELD_ENTRY( CPUMCTX, cr4),
232 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
233 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
234 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
235 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
236 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
237 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
238 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
239 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
240 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
241 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
242 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
243 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
244 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
245 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
246 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
247 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
248 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
249 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
250 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
251 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
252 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
253 SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
254 SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
255 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
256 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
257 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
258 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
259 SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
260 SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
261 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
262 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
263 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
264 SSMFIELD_ENTRY_TERM()
265};
266
267/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
268 * registeres changed. */
269static const SSMFIELD g_aCpumCtxFieldsMem[] =
270{
271 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
272 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
273 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
274 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
275 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
276 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
277 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
278 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
279 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
280 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
281 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
282 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
283 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
284 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
285 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
286 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
287 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
288 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
289 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
290 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
291 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
292 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
293 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
294 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
295 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
296 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
297 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
298 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
299 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
300 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
301 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
302 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
303 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
304 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
305 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
306 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
307 SSMFIELD_ENTRY_IGNORE( CPUMCTX, fpu.au32RsrvdRest),
308 SSMFIELD_ENTRY( CPUMCTX, rdi),
309 SSMFIELD_ENTRY( CPUMCTX, rsi),
310 SSMFIELD_ENTRY( CPUMCTX, rbp),
311 SSMFIELD_ENTRY( CPUMCTX, rax),
312 SSMFIELD_ENTRY( CPUMCTX, rbx),
313 SSMFIELD_ENTRY( CPUMCTX, rdx),
314 SSMFIELD_ENTRY( CPUMCTX, rcx),
315 SSMFIELD_ENTRY( CPUMCTX, rsp),
316 SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
317 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
318 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
319 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
320 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
321 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
322 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
323 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
324 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
325 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
326 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
327 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
328 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
329 SSMFIELD_ENTRY( CPUMCTX, rflags),
330 SSMFIELD_ENTRY( CPUMCTX, rip),
331 SSMFIELD_ENTRY( CPUMCTX, r8),
332 SSMFIELD_ENTRY( CPUMCTX, r9),
333 SSMFIELD_ENTRY( CPUMCTX, r10),
334 SSMFIELD_ENTRY( CPUMCTX, r11),
335 SSMFIELD_ENTRY( CPUMCTX, r12),
336 SSMFIELD_ENTRY( CPUMCTX, r13),
337 SSMFIELD_ENTRY( CPUMCTX, r14),
338 SSMFIELD_ENTRY( CPUMCTX, r15),
339 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
340 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
341 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
342 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
343 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
344 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
345 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
346 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
347 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
348 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
349 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
350 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
351 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
352 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
353 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
354 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
355 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
356 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
357 SSMFIELD_ENTRY( CPUMCTX, cr0),
358 SSMFIELD_ENTRY( CPUMCTX, cr2),
359 SSMFIELD_ENTRY( CPUMCTX, cr3),
360 SSMFIELD_ENTRY( CPUMCTX, cr4),
361 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
362 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
363 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
364 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
365 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
366 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
367 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
368 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
369 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
370 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
371 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
372 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
373 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
374 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
375 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
376 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
377 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
378 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
379 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
380 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
381 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
382 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
383 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
384 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
385 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
386 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
387 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
388 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
389 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
390 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
391 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
392 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
393 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
394 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
395 SSMFIELD_ENTRY_TERM()
396};
397
398/** Saved state field descriptors for CPUMCTX_VER1_6. */
399static const SSMFIELD g_aCpumCtxFieldsV16[] =
400{
401 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
402 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
403 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
404 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
405 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
406 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
407 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
408 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
409 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
410 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
411 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
412 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
413 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
414 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
415 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
416 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
417 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
418 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
419 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
420 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
421 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
422 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
423 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
424 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
425 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
426 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
427 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
428 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
429 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
430 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
431 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
432 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
433 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
434 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
435 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
436 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
437 SSMFIELD_ENTRY_IGNORE( CPUMCTX, fpu.au32RsrvdRest),
438 SSMFIELD_ENTRY( CPUMCTX, rdi),
439 SSMFIELD_ENTRY( CPUMCTX, rsi),
440 SSMFIELD_ENTRY( CPUMCTX, rbp),
441 SSMFIELD_ENTRY( CPUMCTX, rax),
442 SSMFIELD_ENTRY( CPUMCTX, rbx),
443 SSMFIELD_ENTRY( CPUMCTX, rdx),
444 SSMFIELD_ENTRY( CPUMCTX, rcx),
445 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
446 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
447 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
448 SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /*rsp_notused*/),
449 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
450 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
451 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
452 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
453 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
454 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
455 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
456 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
457 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
458 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
459 SSMFIELD_ENTRY( CPUMCTX, rflags),
460 SSMFIELD_ENTRY( CPUMCTX, rip),
461 SSMFIELD_ENTRY( CPUMCTX, r8),
462 SSMFIELD_ENTRY( CPUMCTX, r9),
463 SSMFIELD_ENTRY( CPUMCTX, r10),
464 SSMFIELD_ENTRY( CPUMCTX, r11),
465 SSMFIELD_ENTRY( CPUMCTX, r12),
466 SSMFIELD_ENTRY( CPUMCTX, r13),
467 SSMFIELD_ENTRY( CPUMCTX, r14),
468 SSMFIELD_ENTRY( CPUMCTX, r15),
469 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
470 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
471 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
472 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
473 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
474 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
475 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
476 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
477 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
478 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
479 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
480 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
481 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
482 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
483 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
484 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
485 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
486 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
487 SSMFIELD_ENTRY( CPUMCTX, cr0),
488 SSMFIELD_ENTRY( CPUMCTX, cr2),
489 SSMFIELD_ENTRY( CPUMCTX, cr3),
490 SSMFIELD_ENTRY( CPUMCTX, cr4),
491 SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
492 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
493 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
494 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
495 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
496 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
497 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
498 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
499 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
500 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
501 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
502 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
503 SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
504 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
505 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
506 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
507 SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
508 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
509 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
510 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
511 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
512 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
513 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
514 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
515 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
516 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
517 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
518 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
519 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
520 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
521 SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
522 SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
523 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
524 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
525 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
526 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
527 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
528 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
529 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
530 SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
531 SSMFIELD_ENTRY_TERM()
532};
533
534
535/**
536 * Initializes the CPUM.
537 *
538 * @returns VBox status code.
539 * @param pVM Pointer to the VM.
540 */
541VMMR3DECL(int) CPUMR3Init(PVM pVM)
542{
543 LogFlow(("CPUMR3Init\n"));
544
545 /*
546 * Assert alignment and sizes.
547 */
548 AssertCompileMemberAlignment(VM, cpum.s, 32);
549 AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
550 AssertCompileSizeAlignment(CPUMCTX, 64);
551 AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
552 AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
553 AssertCompileMemberAlignment(VM, cpum, 64);
554 AssertCompileMemberAlignment(VM, aCpus, 64);
555 AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
556 AssertCompileMemberSizeAlignment(VM, aCpus[0].cpum.s, 64);
557
558 /* Calculate the offset from CPUM to CPUMCPU for the first CPU. */
559 pVM->cpum.s.offCPUMCPU0 = RT_OFFSETOF(VM, aCpus[0].cpum) - RT_OFFSETOF(VM, cpum);
560 Assert((uintptr_t)&pVM->cpum + pVM->cpum.s.offCPUMCPU0 == (uintptr_t)&pVM->aCpus[0].cpum);
561
562 /* Calculate the offset from CPUMCPU to CPUM. */
563 for (VMCPUID i = 0; i < pVM->cCpus; i++)
564 {
565 PVMCPU pVCpu = &pVM->aCpus[i];
566
567 pVCpu->cpum.s.offCPUM = RT_OFFSETOF(VM, aCpus[i].cpum) - RT_OFFSETOF(VM, cpum);
568 Assert((uintptr_t)&pVCpu->cpum - pVCpu->cpum.s.offCPUM == (uintptr_t)&pVM->cpum);
569 }
570
571 /*
572 * Check that the CPU supports the minimum features we require.
573 */
574 if (!ASMHasCpuId())
575 {
576 Log(("The CPU doesn't support CPUID!\n"));
577 return VERR_UNSUPPORTED_CPU;
578 }
579 ASMCpuId_ECX_EDX(1, &pVM->cpum.s.CPUFeatures.ecx, &pVM->cpum.s.CPUFeatures.edx);
580 ASMCpuId_ECX_EDX(0x80000001, &pVM->cpum.s.CPUFeaturesExt.ecx, &pVM->cpum.s.CPUFeaturesExt.edx);
581
582 /* Setup the CR4 AND and OR masks used in the switcher */
583 /* Depends on the presence of FXSAVE(SSE) support on the host CPU */
584 if (!pVM->cpum.s.CPUFeatures.edx.u1FXSR)
585 {
586 Log(("The CPU doesn't support FXSAVE/FXRSTOR!\n"));
587 /* No FXSAVE implies no SSE */
588 pVM->cpum.s.CR4.AndMask = X86_CR4_PVI | X86_CR4_VME;
589 pVM->cpum.s.CR4.OrMask = 0;
590 }
591 else
592 {
593 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
594 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFSXR;
595 }
596
597 if (!pVM->cpum.s.CPUFeatures.edx.u1MMX)
598 {
599 Log(("The CPU doesn't support MMX!\n"));
600 return VERR_UNSUPPORTED_CPU;
601 }
602 if (!pVM->cpum.s.CPUFeatures.edx.u1TSC)
603 {
604 Log(("The CPU doesn't support TSC!\n"));
605 return VERR_UNSUPPORTED_CPU;
606 }
607 /* Bogus on AMD? */
608 if (!pVM->cpum.s.CPUFeatures.edx.u1SEP)
609 Log(("The CPU doesn't support SYSENTER/SYSEXIT!\n"));
610
611 /*
612 * Detect the host CPU vendor.
613 * (The guest CPU vendor is re-detected later on.)
614 */
615 uint32_t uEAX, uEBX, uECX, uEDX;
616 ASMCpuId(0, &uEAX, &uEBX, &uECX, &uEDX);
617 pVM->cpum.s.enmHostCpuVendor = cpumR3DetectVendor(uEAX, uEBX, uECX, uEDX);
618 pVM->cpum.s.enmGuestCpuVendor = pVM->cpum.s.enmHostCpuVendor;
619
620 /*
621 * Setup hypervisor startup values.
622 */
623
624 /*
625 * Register saved state data item.
626 */
627 int rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
628 NULL, cpumR3LiveExec, NULL,
629 NULL, cpumR3SaveExec, NULL,
630 cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
631 if (RT_FAILURE(rc))
632 return rc;
633
634 /*
635 * Register info handlers and registers with the debugger facility.
636 */
637 DBGFR3InfoRegisterInternal(pVM, "cpum", "Displays the all the cpu states.", &cpumR3InfoAll);
638 DBGFR3InfoRegisterInternal(pVM, "cpumguest", "Displays the guest cpu state.", &cpumR3InfoGuest);
639 DBGFR3InfoRegisterInternal(pVM, "cpumhyper", "Displays the hypervisor cpu state.", &cpumR3InfoHyper);
640 DBGFR3InfoRegisterInternal(pVM, "cpumhost", "Displays the host cpu state.", &cpumR3InfoHost);
641 DBGFR3InfoRegisterInternal(pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
642 DBGFR3InfoRegisterInternal(pVM, "cpumguestinstr", "Displays the current guest instruction.", &cpumR3InfoGuestInstr);
643
644 rc = cpumR3DbgInit(pVM);
645 if (RT_FAILURE(rc))
646 return rc;
647
648 /*
649 * Initialize the Guest CPUID state.
650 */
651 rc = cpumR3CpuIdInit(pVM);
652 if (RT_FAILURE(rc))
653 return rc;
654 CPUMR3Reset(pVM);
655 return VINF_SUCCESS;
656}
657
658
659/**
660 * Detect the CPU vendor give n the
661 *
662 * @returns The vendor.
663 * @param uEAX EAX from CPUID(0).
664 * @param uEBX EBX from CPUID(0).
665 * @param uECX ECX from CPUID(0).
666 * @param uEDX EDX from CPUID(0).
667 */
668static CPUMCPUVENDOR cpumR3DetectVendor(uint32_t uEAX, uint32_t uEBX, uint32_t uECX, uint32_t uEDX)
669{
670 if (ASMIsValidStdRange(uEAX))
671 {
672 if (ASMIsAmdCpuEx(uEBX, uECX, uEDX))
673 return CPUMCPUVENDOR_AMD;
674
675 if (ASMIsIntelCpuEx(uEBX, uECX, uEDX))
676 return CPUMCPUVENDOR_INTEL;
677
678 if (ASMIsViaCentaurCpuEx(uEBX, uECX, uEDX))
679 return CPUMCPUVENDOR_VIA;
680
681 /** @todo detect the other buggers... */
682 }
683
684 return CPUMCPUVENDOR_UNKNOWN;
685}
686
687
688/**
689 * Fetches overrides for a CPUID leaf.
690 *
691 * @returns VBox status code.
692 * @param pLeaf The leaf to load the overrides into.
693 * @param pCfgNode The CFGM node containing the overrides
694 * (/CPUM/HostCPUID/ or /CPUM/CPUID/).
695 * @param iLeaf The CPUID leaf number.
696 */
697static int cpumR3CpuIdFetchLeafOverride(PCPUMCPUID pLeaf, PCFGMNODE pCfgNode, uint32_t iLeaf)
698{
699 PCFGMNODE pLeafNode = CFGMR3GetChildF(pCfgNode, "%RX32", iLeaf);
700 if (pLeafNode)
701 {
702 uint32_t u32;
703 int rc = CFGMR3QueryU32(pLeafNode, "eax", &u32);
704 if (RT_SUCCESS(rc))
705 pLeaf->eax = u32;
706 else
707 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
708
709 rc = CFGMR3QueryU32(pLeafNode, "ebx", &u32);
710 if (RT_SUCCESS(rc))
711 pLeaf->ebx = u32;
712 else
713 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
714
715 rc = CFGMR3QueryU32(pLeafNode, "ecx", &u32);
716 if (RT_SUCCESS(rc))
717 pLeaf->ecx = u32;
718 else
719 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
720
721 rc = CFGMR3QueryU32(pLeafNode, "edx", &u32);
722 if (RT_SUCCESS(rc))
723 pLeaf->edx = u32;
724 else
725 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
726
727 }
728 return VINF_SUCCESS;
729}
730
731
732/**
733 * Load the overrides for a set of CPUID leaves.
734 *
735 * @returns VBox status code.
736 * @param paLeaves The leaf array.
737 * @param cLeaves The number of leaves.
738 * @param uStart The start leaf number.
739 * @param pCfgNode The CFGM node containing the overrides
740 * (/CPUM/HostCPUID/ or /CPUM/CPUID/).
741 */
742static int cpumR3CpuIdInitLoadOverrideSet(uint32_t uStart, PCPUMCPUID paLeaves, uint32_t cLeaves, PCFGMNODE pCfgNode)
743{
744 for (uint32_t i = 0; i < cLeaves; i++)
745 {
746 int rc = cpumR3CpuIdFetchLeafOverride(&paLeaves[i], pCfgNode, uStart + i);
747 if (RT_FAILURE(rc))
748 return rc;
749 }
750
751 return VINF_SUCCESS;
752}
753
754/**
755 * Init a set of host CPUID leaves.
756 *
757 * @returns VBox status code.
758 * @param paLeaves The leaf array.
759 * @param cLeaves The number of leaves.
760 * @param uStart The start leaf number.
761 * @param pCfgNode The /CPUM/HostCPUID/ node.
762 */
763static int cpumR3CpuIdInitHostSet(uint32_t uStart, PCPUMCPUID paLeaves, uint32_t cLeaves, PCFGMNODE pCfgNode)
764{
765 /* Using the ECX variant for all of them can't hurt... */
766 for (uint32_t i = 0; i < cLeaves; i++)
767 ASMCpuId_Idx_ECX(uStart + i, 0, &paLeaves[i].eax, &paLeaves[i].ebx, &paLeaves[i].ecx, &paLeaves[i].edx);
768
769 /* Load CPUID leaf override; we currently don't care if the user
770 specifies features the host CPU doesn't support. */
771 return cpumR3CpuIdInitLoadOverrideSet(uStart, paLeaves, cLeaves, pCfgNode);
772}
773
774
775/**
776 * Initializes the emulated CPU's cpuid information.
777 *
778 * @returns VBox status code.
779 * @param pVM Pointer to the VM.
780 */
781static int cpumR3CpuIdInit(PVM pVM)
782{
783 PCPUM pCPUM = &pVM->cpum.s;
784 PCFGMNODE pCpumCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM");
785 uint32_t i;
786 int rc;
787
788#define PORTABLE_CLEAR_BITS_WHEN(Lvl, LeafSuffReg, FeatNm, fMask, uValue) \
789 if (pCPUM->u8PortableCpuIdLevel >= (Lvl) && (pCPUM->aGuestCpuId##LeafSuffReg & (fMask)) == (uValue) ) \
790 { \
791 LogRel(("PortableCpuId: " #LeafSuffReg "[" #FeatNm "]: %#x -> 0\n", pCPUM->aGuestCpuId##LeafSuffReg & (fMask))); \
792 pCPUM->aGuestCpuId##LeafSuffReg &= ~(uint32_t)(fMask); \
793 }
794#define PORTABLE_DISABLE_FEATURE_BIT(Lvl, LeafSuffReg, FeatNm, fBitMask) \
795 if (pCPUM->u8PortableCpuIdLevel >= (Lvl) && (pCPUM->aGuestCpuId##LeafSuffReg & (fBitMask)) ) \
796 { \
797 LogRel(("PortableCpuId: " #LeafSuffReg "[" #FeatNm "]: 1 -> 0\n")); \
798 pCPUM->aGuestCpuId##LeafSuffReg &= ~(uint32_t)(fBitMask); \
799 }
800
801 /*
802 * Read the configuration.
803 */
804 /** @cfgm{CPUM/SyntheticCpu, boolean, false}
805 * Enables the Synthetic CPU. The Vendor ID and Processor Name are
806 * completely overridden by VirtualBox custom strings. Some
807 * CPUID information is withheld, like the cache info. */
808 rc = CFGMR3QueryBoolDef(pCpumCfg, "SyntheticCpu", &pCPUM->fSyntheticCpu, false);
809 AssertRCReturn(rc, rc);
810
811 /** @cfgm{CPUM/PortableCpuIdLevel, 8-bit, 0, 3, 0}
812 * When non-zero CPUID features that could cause portability issues will be
813 * stripped. The higher the value the more features gets stripped. Higher
814 * values should only be used when older CPUs are involved since it may
815 * harm performance and maybe also cause problems with specific guests. */
816 rc = CFGMR3QueryU8Def(pCpumCfg, "PortableCpuIdLevel", &pCPUM->u8PortableCpuIdLevel, 0);
817 AssertRCReturn(rc, rc);
818
819 AssertLogRelReturn(!pCPUM->fSyntheticCpu || !pCPUM->u8PortableCpuIdLevel, VERR_CPUM_INCOMPATIBLE_CONFIG);
820
821 /*
822 * Get the host CPUID leaves and redetect the guest CPU vendor (could've
823 * been overridden).
824 */
825 /** @cfgm{CPUM/HostCPUID/[000000xx|800000xx|c000000x]/[eax|ebx|ecx|edx],32-bit}
826 * Overrides the host CPUID leaf values used for calculating the guest CPUID
827 * leaves. This can be used to preserve the CPUID values when moving a VM to a
828 * different machine. Another use is restricting (or extending) the feature set
829 * exposed to the guest. */
830 PCFGMNODE pHostOverrideCfg = CFGMR3GetChild(pCpumCfg, "HostCPUID");
831 rc = cpumR3CpuIdInitHostSet(UINT32_C(0x00000000), &pCPUM->aGuestCpuIdStd[0], RT_ELEMENTS(pCPUM->aGuestCpuIdStd), pHostOverrideCfg);
832 AssertRCReturn(rc, rc);
833 rc = cpumR3CpuIdInitHostSet(UINT32_C(0x80000000), &pCPUM->aGuestCpuIdExt[0], RT_ELEMENTS(pCPUM->aGuestCpuIdExt), pHostOverrideCfg);
834 AssertRCReturn(rc, rc);
835 rc = cpumR3CpuIdInitHostSet(UINT32_C(0xc0000000), &pCPUM->aGuestCpuIdCentaur[0], RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur), pHostOverrideCfg);
836 AssertRCReturn(rc, rc);
837
838 pCPUM->enmGuestCpuVendor = cpumR3DetectVendor(pCPUM->aGuestCpuIdStd[0].eax, pCPUM->aGuestCpuIdStd[0].ebx,
839 pCPUM->aGuestCpuIdStd[0].ecx, pCPUM->aGuestCpuIdStd[0].edx);
840
841 /*
842 * Determine the default leaf.
843 *
844 * Intel returns values of the highest standard function, while AMD
845 * returns zeros. VIA on the other hand seems to returning nothing or
846 * perhaps some random garbage, we don't try to duplicate this behavior.
847 */
848 ASMCpuId(pCPUM->aGuestCpuIdStd[0].eax + 10, /** @todo r=bird: Use the host value here in case of overrides and more than 10 leaves being stripped already. */
849 &pCPUM->GuestCpuIdDef.eax, &pCPUM->GuestCpuIdDef.ebx,
850 &pCPUM->GuestCpuIdDef.ecx, &pCPUM->GuestCpuIdDef.edx);
851
852 /** @cfgm{/CPUM/CMPXCHG16B, boolean, false}
853 * Expose CMPXCHG16B to the guest if supported by the host.
854 */
855 bool fCmpXchg16b;
856 rc = CFGMR3QueryBoolDef(pCpumCfg, "CMPXCHG16B", &fCmpXchg16b, false); AssertRCReturn(rc, rc);
857
858 bool fMonitor;
859 rc = CFGMR3QueryBoolDef(pCpumCfg, "MONITOR", &fMonitor, true); AssertRCReturn(rc, rc);
860
861 /* Cpuid 1 & 0x80000001:
862 * Only report features we can support.
863 *
864 * Note! When enabling new features the Synthetic CPU and Portable CPUID
865 * options may require adjusting (i.e. stripping what was enabled).
866 */
867 pCPUM->aGuestCpuIdStd[1].edx &= X86_CPUID_FEATURE_EDX_FPU
868 | X86_CPUID_FEATURE_EDX_VME
869 | X86_CPUID_FEATURE_EDX_DE
870 | X86_CPUID_FEATURE_EDX_PSE
871 | X86_CPUID_FEATURE_EDX_TSC
872 | X86_CPUID_FEATURE_EDX_MSR
873 //| X86_CPUID_FEATURE_EDX_PAE - set later if configured.
874 | X86_CPUID_FEATURE_EDX_MCE
875 | X86_CPUID_FEATURE_EDX_CX8
876 //| X86_CPUID_FEATURE_EDX_APIC - set by the APIC device if present.
877 /* Note! we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see @bugref{1757}) */
878 //| X86_CPUID_FEATURE_EDX_SEP
879 | X86_CPUID_FEATURE_EDX_MTRR
880 | X86_CPUID_FEATURE_EDX_PGE
881 | X86_CPUID_FEATURE_EDX_MCA
882 | X86_CPUID_FEATURE_EDX_CMOV
883 | X86_CPUID_FEATURE_EDX_PAT
884 | X86_CPUID_FEATURE_EDX_PSE36
885 //| X86_CPUID_FEATURE_EDX_PSN - no serial number.
886 | X86_CPUID_FEATURE_EDX_CLFSH
887 //| X86_CPUID_FEATURE_EDX_DS - no debug store.
888 //| X86_CPUID_FEATURE_EDX_ACPI - not virtualized yet.
889 | X86_CPUID_FEATURE_EDX_MMX
890 | X86_CPUID_FEATURE_EDX_FXSR
891 | X86_CPUID_FEATURE_EDX_SSE
892 | X86_CPUID_FEATURE_EDX_SSE2
893 //| X86_CPUID_FEATURE_EDX_SS - no self snoop.
894 //| X86_CPUID_FEATURE_EDX_HTT - no hyperthreading.
895 //| X86_CPUID_FEATURE_EDX_TM - no thermal monitor.
896 //| X86_CPUID_FEATURE_EDX_PBE - no pending break enabled.
897 | 0;
898 pCPUM->aGuestCpuIdStd[1].ecx &= 0
899 | X86_CPUID_FEATURE_ECX_SSE3
900 /* Can't properly emulate monitor & mwait with guest SMP; force the guest to use hlt for idling VCPUs. */
901 | ((fMonitor && pVM->cCpus == 1) ? X86_CPUID_FEATURE_ECX_MONITOR : 0)
902 //| X86_CPUID_FEATURE_ECX_CPLDS - no CPL qualified debug store.
903 //| X86_CPUID_FEATURE_ECX_VMX - not virtualized.
904 //| X86_CPUID_FEATURE_ECX_EST - no extended speed step.
905 //| X86_CPUID_FEATURE_ECX_TM2 - no thermal monitor 2.
906 | X86_CPUID_FEATURE_ECX_SSSE3
907 //| X86_CPUID_FEATURE_ECX_CNTXID - no L1 context id (MSR++).
908 | (fCmpXchg16b ? X86_CPUID_FEATURE_ECX_CX16 : 0)
909 /* ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
910 //| X86_CPUID_FEATURE_ECX_TPRUPDATE
911 /* ECX Bit 21 - x2APIC support - not yet. */
912 // | X86_CPUID_FEATURE_ECX_X2APIC
913 /* ECX Bit 23 - POPCNT instruction. */
914 //| X86_CPUID_FEATURE_ECX_POPCNT
915 | 0;
916 if (pCPUM->u8PortableCpuIdLevel > 0)
917 {
918 PORTABLE_CLEAR_BITS_WHEN(1, Std[1].eax, ProcessorType, (UINT32_C(3) << 12), (UINT32_C(2) << 12));
919 PORTABLE_DISABLE_FEATURE_BIT(1, Std[1].ecx, SSSE3, X86_CPUID_FEATURE_ECX_SSSE3);
920 PORTABLE_DISABLE_FEATURE_BIT(1, Std[1].ecx, SSE3, X86_CPUID_FEATURE_ECX_SSE3);
921 PORTABLE_DISABLE_FEATURE_BIT(1, Std[1].ecx, CX16, X86_CPUID_FEATURE_ECX_CX16);
922 PORTABLE_DISABLE_FEATURE_BIT(2, Std[1].edx, SSE2, X86_CPUID_FEATURE_EDX_SSE2);
923 PORTABLE_DISABLE_FEATURE_BIT(3, Std[1].edx, SSE, X86_CPUID_FEATURE_EDX_SSE);
924 PORTABLE_DISABLE_FEATURE_BIT(3, Std[1].edx, CLFSH, X86_CPUID_FEATURE_EDX_CLFSH);
925 PORTABLE_DISABLE_FEATURE_BIT(3, Std[1].edx, CMOV, X86_CPUID_FEATURE_EDX_CMOV);
926
927 Assert(!(pCPUM->aGuestCpuIdStd[1].edx & ( X86_CPUID_FEATURE_EDX_SEP
928 | X86_CPUID_FEATURE_EDX_PSN
929 | X86_CPUID_FEATURE_EDX_DS
930 | X86_CPUID_FEATURE_EDX_ACPI
931 | X86_CPUID_FEATURE_EDX_SS
932 | X86_CPUID_FEATURE_EDX_TM
933 | X86_CPUID_FEATURE_EDX_PBE
934 )));
935 Assert(!(pCPUM->aGuestCpuIdStd[1].ecx & ( X86_CPUID_FEATURE_ECX_PCLMUL
936 | X86_CPUID_FEATURE_ECX_DTES64
937 | X86_CPUID_FEATURE_ECX_CPLDS
938 | X86_CPUID_FEATURE_ECX_VMX
939 | X86_CPUID_FEATURE_ECX_SMX
940 | X86_CPUID_FEATURE_ECX_EST
941 | X86_CPUID_FEATURE_ECX_TM2
942 | X86_CPUID_FEATURE_ECX_CNTXID
943 | X86_CPUID_FEATURE_ECX_FMA
944 | X86_CPUID_FEATURE_ECX_CX16
945 | X86_CPUID_FEATURE_ECX_TPRUPDATE
946 | X86_CPUID_FEATURE_ECX_PDCM
947 | X86_CPUID_FEATURE_ECX_DCA
948 | X86_CPUID_FEATURE_ECX_MOVBE
949 | X86_CPUID_FEATURE_ECX_AES
950 | X86_CPUID_FEATURE_ECX_POPCNT
951 | X86_CPUID_FEATURE_ECX_XSAVE
952 | X86_CPUID_FEATURE_ECX_OSXSAVE
953 | X86_CPUID_FEATURE_ECX_AVX
954 )));
955 }
956
957 /* Cpuid 0x80000001:
958 * Only report features we can support.
959 *
960 * Note! When enabling new features the Synthetic CPU and Portable CPUID
961 * options may require adjusting (i.e. stripping what was enabled).
962 *
963 * ASSUMES that this is ALWAYS the AMD defined feature set if present.
964 */
965 pCPUM->aGuestCpuIdExt[1].edx &= X86_CPUID_AMD_FEATURE_EDX_FPU
966 | X86_CPUID_AMD_FEATURE_EDX_VME
967 | X86_CPUID_AMD_FEATURE_EDX_DE
968 | X86_CPUID_AMD_FEATURE_EDX_PSE
969 | X86_CPUID_AMD_FEATURE_EDX_TSC
970 | X86_CPUID_AMD_FEATURE_EDX_MSR //?? this means AMD MSRs..
971 //| X86_CPUID_AMD_FEATURE_EDX_PAE - not implemented yet.
972 //| X86_CPUID_AMD_FEATURE_EDX_MCE - not virtualized yet.
973 | X86_CPUID_AMD_FEATURE_EDX_CX8
974 //| X86_CPUID_AMD_FEATURE_EDX_APIC - set by the APIC device if present.
975 /* Note! we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see @bugref{1757}) */
976 //| X86_CPUID_EXT_FEATURE_EDX_SEP
977 | X86_CPUID_AMD_FEATURE_EDX_MTRR
978 | X86_CPUID_AMD_FEATURE_EDX_PGE
979 | X86_CPUID_AMD_FEATURE_EDX_MCA
980 | X86_CPUID_AMD_FEATURE_EDX_CMOV
981 | X86_CPUID_AMD_FEATURE_EDX_PAT
982 | X86_CPUID_AMD_FEATURE_EDX_PSE36
983 //| X86_CPUID_EXT_FEATURE_EDX_NX - not virtualized, requires PAE.
984 //| X86_CPUID_AMD_FEATURE_EDX_AXMMX
985 | X86_CPUID_AMD_FEATURE_EDX_MMX
986 | X86_CPUID_AMD_FEATURE_EDX_FXSR
987 | X86_CPUID_AMD_FEATURE_EDX_FFXSR
988 //| X86_CPUID_EXT_FEATURE_EDX_PAGE1GB
989 | X86_CPUID_EXT_FEATURE_EDX_RDTSCP
990 //| X86_CPUID_EXT_FEATURE_EDX_LONG_MODE - turned on when necessary
991 | X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX
992 | X86_CPUID_AMD_FEATURE_EDX_3DNOW
993 | 0;
994 pCPUM->aGuestCpuIdExt[1].ecx &= 0
995 //| X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF
996 //| X86_CPUID_AMD_FEATURE_ECX_CMPL
997 //| X86_CPUID_AMD_FEATURE_ECX_SVM - not virtualized.
998 //| X86_CPUID_AMD_FEATURE_ECX_EXT_APIC
999 /* Note: This could prevent teleporting from AMD to Intel CPUs! */
1000 | X86_CPUID_AMD_FEATURE_ECX_CR8L /* expose lock mov cr0 = mov cr8 hack for guests that can use this feature to access the TPR. */
1001 //| X86_CPUID_AMD_FEATURE_ECX_ABM
1002 //| X86_CPUID_AMD_FEATURE_ECX_SSE4A
1003 //| X86_CPUID_AMD_FEATURE_ECX_MISALNSSE
1004 //| X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF
1005 //| X86_CPUID_AMD_FEATURE_ECX_OSVW
1006 //| X86_CPUID_AMD_FEATURE_ECX_IBS
1007 //| X86_CPUID_AMD_FEATURE_ECX_SSE5
1008 //| X86_CPUID_AMD_FEATURE_ECX_SKINIT
1009 //| X86_CPUID_AMD_FEATURE_ECX_WDT
1010 | 0;
1011 if (pCPUM->u8PortableCpuIdLevel > 0)
1012 {
1013 PORTABLE_DISABLE_FEATURE_BIT(1, Ext[1].ecx, CR8L, X86_CPUID_AMD_FEATURE_ECX_CR8L);
1014 PORTABLE_DISABLE_FEATURE_BIT(1, Ext[1].edx, 3DNOW, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
1015 PORTABLE_DISABLE_FEATURE_BIT(1, Ext[1].edx, 3DNOW_EX, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
1016 PORTABLE_DISABLE_FEATURE_BIT(1, Ext[1].edx, FFXSR, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
1017 PORTABLE_DISABLE_FEATURE_BIT(1, Ext[1].edx, RDTSCP, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
1018 PORTABLE_DISABLE_FEATURE_BIT(2, Ext[1].ecx, LAHF_SAHF, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF);
1019 PORTABLE_DISABLE_FEATURE_BIT(3, Ext[1].ecx, CMOV, X86_CPUID_AMD_FEATURE_EDX_CMOV);
1020
1021 Assert(!(pCPUM->aGuestCpuIdExt[1].ecx & ( X86_CPUID_AMD_FEATURE_ECX_CMPL
1022 | X86_CPUID_AMD_FEATURE_ECX_SVM
1023 | X86_CPUID_AMD_FEATURE_ECX_EXT_APIC
1024 | X86_CPUID_AMD_FEATURE_ECX_CR8L
1025 | X86_CPUID_AMD_FEATURE_ECX_ABM
1026 | X86_CPUID_AMD_FEATURE_ECX_SSE4A
1027 | X86_CPUID_AMD_FEATURE_ECX_MISALNSSE
1028 | X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF
1029 | X86_CPUID_AMD_FEATURE_ECX_OSVW
1030 | X86_CPUID_AMD_FEATURE_ECX_IBS
1031 | X86_CPUID_AMD_FEATURE_ECX_SSE5
1032 | X86_CPUID_AMD_FEATURE_ECX_SKINIT
1033 | X86_CPUID_AMD_FEATURE_ECX_WDT
1034 | UINT32_C(0xffffc000)
1035 )));
1036 Assert(!(pCPUM->aGuestCpuIdExt[1].edx & ( RT_BIT(10)
1037 | X86_CPUID_EXT_FEATURE_EDX_SYSCALL
1038 | RT_BIT(18)
1039 | RT_BIT(19)
1040 | RT_BIT(21)
1041 | X86_CPUID_AMD_FEATURE_EDX_AXMMX
1042 | X86_CPUID_EXT_FEATURE_EDX_PAGE1GB
1043 | RT_BIT(28)
1044 )));
1045 }
1046
1047 /*
1048 * Apply the Synthetic CPU modifications. (TODO: move this up)
1049 */
1050 if (pCPUM->fSyntheticCpu)
1051 {
1052 static const char s_szVendor[13] = "VirtualBox ";
1053 static const char s_szProcessor[48] = "VirtualBox SPARCx86 Processor v1000 "; /* includes null terminator */
1054
1055 pCPUM->enmGuestCpuVendor = CPUMCPUVENDOR_SYNTHETIC;
1056
1057 /* Limit the nr of standard leaves; 5 for monitor/mwait */
1058 pCPUM->aGuestCpuIdStd[0].eax = RT_MIN(pCPUM->aGuestCpuIdStd[0].eax, 5);
1059
1060 /* 0: Vendor */
1061 pCPUM->aGuestCpuIdStd[0].ebx = pCPUM->aGuestCpuIdExt[0].ebx = ((uint32_t *)s_szVendor)[0];
1062 pCPUM->aGuestCpuIdStd[0].ecx = pCPUM->aGuestCpuIdExt[0].ecx = ((uint32_t *)s_szVendor)[2];
1063 pCPUM->aGuestCpuIdStd[0].edx = pCPUM->aGuestCpuIdExt[0].edx = ((uint32_t *)s_szVendor)[1];
1064
1065 /* 1.eax: Version information. family : model : stepping */
1066 pCPUM->aGuestCpuIdStd[1].eax = (0xf << 8) + (0x1 << 4) + 1;
1067
1068 /* Leaves 2 - 4 are Intel only - zero them out */
1069 memset(&pCPUM->aGuestCpuIdStd[2], 0, sizeof(pCPUM->aGuestCpuIdStd[2]));
1070 memset(&pCPUM->aGuestCpuIdStd[3], 0, sizeof(pCPUM->aGuestCpuIdStd[3]));
1071 memset(&pCPUM->aGuestCpuIdStd[4], 0, sizeof(pCPUM->aGuestCpuIdStd[4]));
1072
1073 /* Leaf 5 = monitor/mwait */
1074
1075 /* Limit the nr of extended leaves: 0x80000008 to include the max virtual and physical address size (64 bits guests). */
1076 pCPUM->aGuestCpuIdExt[0].eax = RT_MIN(pCPUM->aGuestCpuIdExt[0].eax, 0x80000008);
1077 /* AMD only - set to zero. */
1078 pCPUM->aGuestCpuIdExt[0].ebx = pCPUM->aGuestCpuIdExt[0].ecx = pCPUM->aGuestCpuIdExt[0].edx = 0;
1079
1080 /* 0x800000001: shared feature bits are set dynamically. */
1081 memset(&pCPUM->aGuestCpuIdExt[1], 0, sizeof(pCPUM->aGuestCpuIdExt[1]));
1082
1083 /* 0x800000002-4: Processor Name String Identifier. */
1084 pCPUM->aGuestCpuIdExt[2].eax = ((uint32_t *)s_szProcessor)[0];
1085 pCPUM->aGuestCpuIdExt[2].ebx = ((uint32_t *)s_szProcessor)[1];
1086 pCPUM->aGuestCpuIdExt[2].ecx = ((uint32_t *)s_szProcessor)[2];
1087 pCPUM->aGuestCpuIdExt[2].edx = ((uint32_t *)s_szProcessor)[3];
1088 pCPUM->aGuestCpuIdExt[3].eax = ((uint32_t *)s_szProcessor)[4];
1089 pCPUM->aGuestCpuIdExt[3].ebx = ((uint32_t *)s_szProcessor)[5];
1090 pCPUM->aGuestCpuIdExt[3].ecx = ((uint32_t *)s_szProcessor)[6];
1091 pCPUM->aGuestCpuIdExt[3].edx = ((uint32_t *)s_szProcessor)[7];
1092 pCPUM->aGuestCpuIdExt[4].eax = ((uint32_t *)s_szProcessor)[8];
1093 pCPUM->aGuestCpuIdExt[4].ebx = ((uint32_t *)s_szProcessor)[9];
1094 pCPUM->aGuestCpuIdExt[4].ecx = ((uint32_t *)s_szProcessor)[10];
1095 pCPUM->aGuestCpuIdExt[4].edx = ((uint32_t *)s_szProcessor)[11];
1096
1097 /* 0x800000005-7 - reserved -> zero */
1098 memset(&pCPUM->aGuestCpuIdExt[5], 0, sizeof(pCPUM->aGuestCpuIdExt[5]));
1099 memset(&pCPUM->aGuestCpuIdExt[6], 0, sizeof(pCPUM->aGuestCpuIdExt[6]));
1100 memset(&pCPUM->aGuestCpuIdExt[7], 0, sizeof(pCPUM->aGuestCpuIdExt[7]));
1101
1102 /* 0x800000008: only the max virtual and physical address size. */
1103 pCPUM->aGuestCpuIdExt[8].ecx = pCPUM->aGuestCpuIdExt[8].ebx = pCPUM->aGuestCpuIdExt[8].edx = 0; /* reserved */
1104 }
1105
1106 /*
1107 * Hide HTT, multicode, SMP, whatever.
1108 * (APIC-ID := 0 and #LogCpus := 0)
1109 */
1110 pCPUM->aGuestCpuIdStd[1].ebx &= 0x0000ffff;
1111#ifdef VBOX_WITH_MULTI_CORE
1112 if ( pCPUM->enmGuestCpuVendor != CPUMCPUVENDOR_SYNTHETIC
1113 && pVM->cCpus > 1)
1114 {
1115 /* If CPUID Fn0000_0001_EDX[HTT] = 1 then LogicalProcessorCount is the number of threads per CPU core times the number of CPU cores per processor */
1116 pCPUM->aGuestCpuIdStd[1].ebx |= (pVM->cCpus << 16);
1117 pCPUM->aGuestCpuIdStd[1].edx |= X86_CPUID_FEATURE_EDX_HTT; /* necessary for hyper-threading *or* multi-core CPUs */
1118 }
1119#endif
1120
1121 /* Cpuid 2:
1122 * Intel: Cache and TLB information
1123 * AMD: Reserved
1124 * VIA: Reserved
1125 * Safe to expose; restrict the number of calls to 1 for the portable case.
1126 */
1127 if ( pCPUM->u8PortableCpuIdLevel > 0
1128 && pCPUM->aGuestCpuIdStd[0].eax >= 2
1129 && (pCPUM->aGuestCpuIdStd[2].eax & 0xff) > 1)
1130 {
1131 LogRel(("PortableCpuId: Std[2].al: %d -> 1\n", pCPUM->aGuestCpuIdStd[2].eax & 0xff));
1132 pCPUM->aGuestCpuIdStd[2].eax &= UINT32_C(0xfffffffe);
1133 }
1134
1135 /* Cpuid 3:
1136 * Intel: EAX, EBX - reserved (transmeta uses these)
1137 * ECX, EDX - Processor Serial Number if available, otherwise reserved
1138 * AMD: Reserved
1139 * VIA: Reserved
1140 * Safe to expose
1141 */
1142 if (!(pCPUM->aGuestCpuIdStd[1].edx & X86_CPUID_FEATURE_EDX_PSN))
1143 {
1144 pCPUM->aGuestCpuIdStd[3].ecx = pCPUM->aGuestCpuIdStd[3].edx = 0;
1145 if (pCPUM->u8PortableCpuIdLevel > 0)
1146 pCPUM->aGuestCpuIdStd[3].eax = pCPUM->aGuestCpuIdStd[3].ebx = 0;
1147 }
1148
1149 /* Cpuid 4:
1150 * Intel: Deterministic Cache Parameters Leaf
1151 * Note: Depends on the ECX input! -> Feeling rather lazy now, so we just return 0
1152 * AMD: Reserved
1153 * VIA: Reserved
1154 * Safe to expose, except for EAX:
1155 * Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache (see note)**
1156 * Bits 31-26: Maximum number of processor cores in this physical package**
1157 * Note: These SMP values are constant regardless of ECX
1158 */
1159 pCPUM->aGuestCpuIdStd[4].ecx = pCPUM->aGuestCpuIdStd[4].edx = 0;
1160 pCPUM->aGuestCpuIdStd[4].eax = pCPUM->aGuestCpuIdStd[4].ebx = 0;
1161#ifdef VBOX_WITH_MULTI_CORE
1162 if ( pVM->cCpus > 1
1163 && pVM->cpum.s.enmGuestCpuVendor == CPUMCPUVENDOR_INTEL)
1164 {
1165 AssertReturn(pVM->cCpus <= 64, VERR_TOO_MANY_CPUS);
1166 /* One logical processor with possibly multiple cores. */
1167 /* See http://www.intel.com/Assets/PDF/appnote/241618.pdf p. 29 */
1168 pCPUM->aGuestCpuIdStd[4].eax |= ((pVM->cCpus - 1) << 26); /* 6 bits only -> 64 cores! */
1169 }
1170#endif
1171
1172 /* Cpuid 5: Monitor/mwait Leaf
1173 * Intel: ECX, EDX - reserved
1174 * EAX, EBX - Smallest and largest monitor line size
1175 * AMD: EDX - reserved
1176 * EAX, EBX - Smallest and largest monitor line size
1177 * ECX - extensions (ignored for now)
1178 * VIA: Reserved
1179 * Safe to expose
1180 */
1181 if (!(pCPUM->aGuestCpuIdStd[1].ecx & X86_CPUID_FEATURE_ECX_MONITOR))
1182 pCPUM->aGuestCpuIdStd[5].eax = pCPUM->aGuestCpuIdStd[5].ebx = 0;
1183
1184 pCPUM->aGuestCpuIdStd[5].ecx = pCPUM->aGuestCpuIdStd[5].edx = 0;
1185 /** @cfgm{/CPUM/MWaitExtensions, boolean, false}
1186 * Expose MWAIT extended features to the guest. For now we expose
1187 * just MWAIT break on interrupt feature (bit 1).
1188 */
1189 bool fMWaitExtensions;
1190 rc = CFGMR3QueryBoolDef(pCpumCfg, "MWaitExtensions", &fMWaitExtensions, false); AssertRCReturn(rc, rc);
1191 if (fMWaitExtensions)
1192 {
1193 pCPUM->aGuestCpuIdStd[5].ecx = X86_CPUID_MWAIT_ECX_EXT | X86_CPUID_MWAIT_ECX_BREAKIRQIF0;
1194 /* @todo: for now we just expose host's MWAIT C-states, although conceptually
1195 it shall be part of our power management virtualization model */
1196#if 0
1197 /* MWAIT sub C-states */
1198 pCPUM->aGuestCpuIdStd[5].edx =
1199 (0 << 0) /* 0 in C0 */ |
1200 (2 << 4) /* 2 in C1 */ |
1201 (2 << 8) /* 2 in C2 */ |
1202 (2 << 12) /* 2 in C3 */ |
1203 (0 << 16) /* 0 in C4 */
1204 ;
1205#endif
1206 }
1207 else
1208 pCPUM->aGuestCpuIdStd[5].ecx = pCPUM->aGuestCpuIdStd[5].edx = 0;
1209
1210 /* Cpuid 0x800000005 & 0x800000006 contain information about L1, L2 & L3 cache and TLB identifiers.
1211 * Safe to pass on to the guest.
1212 *
1213 * Intel: 0x800000005 reserved
1214 * 0x800000006 L2 cache information
1215 * AMD: 0x800000005 L1 cache information
1216 * 0x800000006 L2/L3 cache information
1217 * VIA: 0x800000005 TLB and L1 cache information
1218 * 0x800000006 L2 cache information
1219 */
1220
1221 /* Cpuid 0x800000007:
1222 * Intel: Reserved
1223 * AMD: EAX, EBX, ECX - reserved
1224 * EDX: Advanced Power Management Information
1225 * VIA: Reserved
1226 */
1227 if (pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000007))
1228 {
1229 Assert(pVM->cpum.s.enmGuestCpuVendor != CPUMCPUVENDOR_INVALID);
1230
1231 pCPUM->aGuestCpuIdExt[7].eax = pCPUM->aGuestCpuIdExt[7].ebx = pCPUM->aGuestCpuIdExt[7].ecx = 0;
1232
1233 if (pVM->cpum.s.enmGuestCpuVendor == CPUMCPUVENDOR_AMD)
1234 {
1235 /* Only expose the TSC invariant capability bit to the guest. */
1236 pCPUM->aGuestCpuIdExt[7].edx &= 0
1237 //| X86_CPUID_AMD_ADVPOWER_EDX_TS
1238 //| X86_CPUID_AMD_ADVPOWER_EDX_FID
1239 //| X86_CPUID_AMD_ADVPOWER_EDX_VID
1240 //| X86_CPUID_AMD_ADVPOWER_EDX_TTP
1241 //| X86_CPUID_AMD_ADVPOWER_EDX_TM
1242 //| X86_CPUID_AMD_ADVPOWER_EDX_STC
1243 //| X86_CPUID_AMD_ADVPOWER_EDX_MC
1244 //| X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE
1245#if 0
1246 /*
1247 * We don't expose X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR, because newer
1248 * Linux kernels blindly assume that the AMD performance counters work
1249 * if this is set for 64 bits guests. (Can't really find a CPUID feature
1250 * bit for them though.)
1251 */
1252 | X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR
1253#endif
1254 | 0;
1255 }
1256 else
1257 pCPUM->aGuestCpuIdExt[7].edx = 0;
1258 }
1259
1260 /* Cpuid 0x800000008:
1261 * Intel: EAX: Virtual/Physical address Size
1262 * EBX, ECX, EDX - reserved
1263 * AMD: EBX, EDX - reserved
1264 * EAX: Virtual/Physical/Guest address Size
1265 * ECX: Number of cores + APICIdCoreIdSize
1266 * VIA: EAX: Virtual/Physical address Size
1267 * EBX, ECX, EDX - reserved
1268 */
1269 if (pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000008))
1270 {
1271 /* Only expose the virtual and physical address sizes to the guest. */
1272 pCPUM->aGuestCpuIdExt[8].eax &= UINT32_C(0x0000ffff);
1273 pCPUM->aGuestCpuIdExt[8].ebx = pCPUM->aGuestCpuIdExt[8].edx = 0; /* reserved */
1274 /* Set APICIdCoreIdSize to zero (use legacy method to determine the number of cores per cpu)
1275 * NC (0-7) Number of cores; 0 equals 1 core */
1276 pCPUM->aGuestCpuIdExt[8].ecx = 0;
1277#ifdef VBOX_WITH_MULTI_CORE
1278 if ( pVM->cCpus > 1
1279 && pVM->cpum.s.enmGuestCpuVendor == CPUMCPUVENDOR_AMD)
1280 {
1281 /* Legacy method to determine the number of cores. */
1282 pCPUM->aGuestCpuIdExt[1].ecx |= X86_CPUID_AMD_FEATURE_ECX_CMPL;
1283 pCPUM->aGuestCpuIdExt[8].ecx |= (pVM->cCpus - 1); /* NC: Number of CPU cores - 1; 8 bits */
1284 }
1285#endif
1286 }
1287
1288 /** @cfgm{/CPUM/NT4LeafLimit, boolean, false}
1289 * Limit the number of standard CPUID leaves to 0..3 to prevent NT4 from
1290 * bugchecking with MULTIPROCESSOR_CONFIGURATION_NOT_SUPPORTED (0x3e).
1291 * This option corresponds somewhat to IA32_MISC_ENABLES.BOOT_NT4[bit 22].
1292 */
1293 bool fNt4LeafLimit;
1294 rc = CFGMR3QueryBoolDef(pCpumCfg, "NT4LeafLimit", &fNt4LeafLimit, false); AssertRCReturn(rc, rc);
1295 if (fNt4LeafLimit)
1296 pCPUM->aGuestCpuIdStd[0].eax = 3; /** @todo r=bird: shouldn't we check if pCPUM->aGuestCpuIdStd[0].eax > 3 before setting it 3 here? */
1297
1298 /*
1299 * Limit it the number of entries and fill the remaining with the defaults.
1300 *
1301 * The limits are masking off stuff about power saving and similar, this
1302 * is perhaps a bit crudely done as there is probably some relatively harmless
1303 * info too in these leaves (like words about having a constant TSC).
1304 */
1305 if (pCPUM->aGuestCpuIdStd[0].eax > 5)
1306 pCPUM->aGuestCpuIdStd[0].eax = 5;
1307 for (i = pCPUM->aGuestCpuIdStd[0].eax + 1; i < RT_ELEMENTS(pCPUM->aGuestCpuIdStd); i++)
1308 pCPUM->aGuestCpuIdStd[i] = pCPUM->GuestCpuIdDef;
1309
1310 if (pCPUM->aGuestCpuIdExt[0].eax > UINT32_C(0x80000008))
1311 pCPUM->aGuestCpuIdExt[0].eax = UINT32_C(0x80000008);
1312 for (i = pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000000)
1313 ? pCPUM->aGuestCpuIdExt[0].eax - UINT32_C(0x80000000) + 1
1314 : 0;
1315 i < RT_ELEMENTS(pCPUM->aGuestCpuIdExt);
1316 i++)
1317 pCPUM->aGuestCpuIdExt[i] = pCPUM->GuestCpuIdDef;
1318
1319 /*
1320 * Centaur stuff (VIA).
1321 *
1322 * The important part here (we think) is to make sure the 0xc0000000
1323 * function returns 0xc0000001. As for the features, we don't currently
1324 * let on about any of those... 0xc0000002 seems to be some
1325 * temperature/hz/++ stuff, include it as well (static).
1326 */
1327 if ( pCPUM->aGuestCpuIdCentaur[0].eax >= UINT32_C(0xc0000000)
1328 && pCPUM->aGuestCpuIdCentaur[0].eax <= UINT32_C(0xc0000004))
1329 {
1330 pCPUM->aGuestCpuIdCentaur[0].eax = RT_MIN(pCPUM->aGuestCpuIdCentaur[0].eax, UINT32_C(0xc0000002));
1331 pCPUM->aGuestCpuIdCentaur[1].edx = 0; /* all features hidden */
1332 for (i = pCPUM->aGuestCpuIdCentaur[0].eax - UINT32_C(0xc0000000);
1333 i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur);
1334 i++)
1335 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
1336 }
1337 else
1338 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur); i++)
1339 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
1340
1341 /*
1342 * Hypervisor identification.
1343 *
1344 * We only return minimal information, primarily ensuring that the
1345 * 0x40000000 function returns 0x40000001 and identifying ourselves.
1346 * Currently we do not support any hypervisor-specific interface.
1347 */
1348 pCPUM->aGuestCpuIdHyper[0].eax = UINT32_C(0x40000001);
1349 pCPUM->aGuestCpuIdHyper[0].ebx = pCPUM->aGuestCpuIdHyper[0].ecx
1350 = pCPUM->aGuestCpuIdHyper[0].edx = 0x786f4256; /* 'VBox' */
1351 pCPUM->aGuestCpuIdHyper[1].eax = 0x656e6f6e; /* 'none' */
1352 pCPUM->aGuestCpuIdHyper[1].ebx = pCPUM->aGuestCpuIdHyper[1].ecx
1353 = pCPUM->aGuestCpuIdHyper[1].edx = 0; /* Reserved */
1354
1355 /*
1356 * Load CPUID overrides from configuration.
1357 * Note: Kind of redundant now, but allows unchanged overrides
1358 */
1359 /** @cfgm{CPUM/CPUID/[000000xx|800000xx|c000000x]/[eax|ebx|ecx|edx],32-bit}
1360 * Overrides the CPUID leaf values. */
1361 PCFGMNODE pOverrideCfg = CFGMR3GetChild(pCpumCfg, "CPUID");
1362 rc = cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x00000000), &pCPUM->aGuestCpuIdStd[0], RT_ELEMENTS(pCPUM->aGuestCpuIdStd), pOverrideCfg);
1363 AssertRCReturn(rc, rc);
1364 rc = cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x80000000), &pCPUM->aGuestCpuIdExt[0], RT_ELEMENTS(pCPUM->aGuestCpuIdExt), pOverrideCfg);
1365 AssertRCReturn(rc, rc);
1366 rc = cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0xc0000000), &pCPUM->aGuestCpuIdCentaur[0], RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur), pOverrideCfg);
1367 AssertRCReturn(rc, rc);
1368
1369 /*
1370 * Check if PAE was explicitely enabled by the user.
1371 */
1372 bool fEnable;
1373 rc = CFGMR3QueryBoolDef(CFGMR3GetRoot(pVM), "EnablePAE", &fEnable, false); AssertRCReturn(rc, rc);
1374 if (fEnable)
1375 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1376
1377 /*
1378 * We don't normally enable NX for raw-mode, so give the user a chance to
1379 * force it on.
1380 */
1381 rc = CFGMR3QueryBoolDef(pCpumCfg, "EnableNX", &fEnable, false); AssertRCReturn(rc, rc);
1382 if (fEnable)
1383 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1384
1385 /*
1386 * We don't enable the Hypervisor Present bit by default, but it may
1387 * be needed by some guests.
1388 */
1389 rc = CFGMR3QueryBoolDef(pCpumCfg, "EnableHVP", &fEnable, false); AssertRCReturn(rc, rc);
1390 if (fEnable)
1391 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_HVP);
1392
1393#undef PORTABLE_DISABLE_FEATURE_BIT
1394#undef PORTABLE_CLEAR_BITS_WHEN
1395
1396 return VINF_SUCCESS;
1397}
1398
1399
1400/**
1401 * Applies relocations to data and code managed by this
1402 * component. This function will be called at init and
1403 * whenever the VMM need to relocate it self inside the GC.
1404 *
1405 * The CPUM will update the addresses used by the switcher.
1406 *
1407 * @param pVM The VM.
1408 */
1409VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
1410{
1411 LogFlow(("CPUMR3Relocate\n"));
1412
1413 /* Recheck the guest DRx values in raw-mode. */
1414 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1415 CPUMRecalcHyperDRx(&pVM->aCpus[iCpu], UINT8_MAX, false);
1416}
1417
1418
1419/**
1420 * Apply late CPUM property changes based on the fHWVirtEx setting
1421 *
1422 * @param pVM Pointer to the VM.
1423 * @param fHWVirtExEnabled HWVirtEx enabled/disabled
1424 */
1425VMMR3DECL(void) CPUMR3SetHWVirtEx(PVM pVM, bool fHWVirtExEnabled)
1426{
1427 /*
1428 * Workaround for missing cpuid(0) patches when leaf 4 returns GuestCpuIdDef:
1429 * If we miss to patch a cpuid(0).eax then Linux tries to determine the number
1430 * of processors from (cpuid(4).eax >> 26) + 1.
1431 *
1432 * Note: this code is obsolete, but let's keep it here for reference.
1433 * Purpose is valid when we artificially cap the max std id to less than 4.
1434 */
1435 if (!fHWVirtExEnabled)
1436 {
1437 Assert( pVM->cpum.s.aGuestCpuIdStd[4].eax == 0
1438 || pVM->cpum.s.aGuestCpuIdStd[0].eax < 0x4);
1439 pVM->cpum.s.aGuestCpuIdStd[4].eax = 0;
1440 }
1441}
1442
1443/**
1444 * Terminates the CPUM.
1445 *
1446 * Termination means cleaning up and freeing all resources,
1447 * the VM it self is at this point powered off or suspended.
1448 *
1449 * @returns VBox status code.
1450 * @param pVM Pointer to the VM.
1451 */
1452VMMR3DECL(int) CPUMR3Term(PVM pVM)
1453{
1454#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1455 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1456 {
1457 PVMCPU pVCpu = &pVM->aCpus[i];
1458 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1459
1460 memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
1461 pVCpu->cpum.s.uMagic = 0;
1462 pCtx->dr[5] = 0;
1463 }
1464#else
1465 NOREF(pVM);
1466#endif
1467 return VINF_SUCCESS;
1468}
1469
1470
1471/**
1472 * Resets a virtual CPU.
1473 *
1474 * Used by CPUMR3Reset and CPU hot plugging.
1475 *
1476 * @param pVCpu Pointer to the VMCPU.
1477 */
1478VMMR3DECL(void) CPUMR3ResetCpu(PVMCPU pVCpu)
1479{
1480 /** @todo anything different for VCPU > 0? */
1481 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1482
1483 /*
1484 * Initialize everything to ZERO first.
1485 */
1486 uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
1487 memset(pCtx, 0, sizeof(*pCtx));
1488 pVCpu->cpum.s.fUseFlags = fUseFlags;
1489
1490 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
1491 pCtx->eip = 0x0000fff0;
1492 pCtx->edx = 0x00000600; /* P6 processor */
1493 pCtx->eflags.Bits.u1Reserved0 = 1;
1494
1495 pCtx->cs.Sel = 0xf000;
1496 pCtx->cs.ValidSel = 0xf000;
1497 pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
1498 pCtx->cs.u64Base = UINT64_C(0xffff0000);
1499 pCtx->cs.u32Limit = 0x0000ffff;
1500 pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
1501 pCtx->cs.Attr.n.u1Present = 1;
1502 pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
1503
1504 pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
1505 pCtx->ds.u32Limit = 0x0000ffff;
1506 pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
1507 pCtx->ds.Attr.n.u1Present = 1;
1508 pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1509
1510 pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
1511 pCtx->es.u32Limit = 0x0000ffff;
1512 pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
1513 pCtx->es.Attr.n.u1Present = 1;
1514 pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1515
1516 pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
1517 pCtx->fs.u32Limit = 0x0000ffff;
1518 pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
1519 pCtx->fs.Attr.n.u1Present = 1;
1520 pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1521
1522 pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
1523 pCtx->gs.u32Limit = 0x0000ffff;
1524 pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
1525 pCtx->gs.Attr.n.u1Present = 1;
1526 pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1527
1528 pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
1529 pCtx->ss.u32Limit = 0x0000ffff;
1530 pCtx->ss.Attr.n.u1Present = 1;
1531 pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
1532 pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1533
1534 pCtx->idtr.cbIdt = 0xffff;
1535 pCtx->gdtr.cbGdt = 0xffff;
1536
1537 pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
1538 pCtx->ldtr.u32Limit = 0xffff;
1539 pCtx->ldtr.Attr.n.u1Present = 1;
1540 pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
1541
1542 pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
1543 pCtx->tr.u32Limit = 0xffff;
1544 pCtx->tr.Attr.n.u1Present = 1;
1545 pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
1546
1547 pCtx->dr[6] = X86_DR6_INIT_VAL;
1548 pCtx->dr[7] = X86_DR7_INIT_VAL;
1549
1550 pCtx->fpu.FTW = 0x00; /* All empty (abbridged tag reg edition). */
1551 pCtx->fpu.FCW = 0x37f;
1552
1553 /* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
1554 IA-32 Processor States Following Power-up, Reset, or INIT */
1555 pCtx->fpu.MXCSR = 0x1F80;
1556 pCtx->fpu.MXCSR_MASK = 0xffff; /** @todo REM always changed this for us. Should probably check if the HW really
1557 supports all bits, since a zero value here should be read as 0xffbf. */
1558
1559 /* Init PAT MSR */
1560 pCtx->msrPAT = UINT64_C(0x0007040600070406); /** @todo correct? */
1561
1562 /* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
1563 * The Intel docs don't mention it. */
1564 Assert(!pCtx->msrEFER);
1565
1566 /** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
1567 * called from each EMT while we're getting called by CPUMR3Reset()
1568 * iteratively on the same thread. Fix later. */
1569#if 0
1570 /* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
1571 CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
1572#endif
1573
1574
1575 /* C-state control. Guesses. */
1576 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /*C1*/ | RT_BIT_32(25) | RT_BIT_32(26) | RT_BIT_32(27) | RT_BIT_32(28);
1577
1578
1579 /*
1580 * Get the APIC base MSR from the APIC device. For historical reasons (saved state), the APIC base
1581 * continues to reside in the APIC device and we cache it here in the VCPU for all further accesses.
1582 */
1583 PDMApicGetBase(pVCpu, &pCtx->msrApicBase);
1584}
1585
1586
1587/**
1588 * Resets the CPU.
1589 *
1590 * @returns VINF_SUCCESS.
1591 * @param pVM Pointer to the VM.
1592 */
1593VMMR3DECL(void) CPUMR3Reset(PVM pVM)
1594{
1595 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1596 {
1597 CPUMR3ResetCpu(&pVM->aCpus[i]);
1598
1599#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1600 PCPUMCTX pCtx = &pVM->aCpus[i].cpum.s.Guest;
1601
1602 /* Magic marker for searching in crash dumps. */
1603 strcpy((char *)pVM->aCpus[i].cpum.s.aMagic, "CPUMCPU Magic");
1604 pVM->aCpus[i].cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
1605 pCtx->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
1606#endif
1607 }
1608}
1609
1610
1611/**
1612 * Called both in pass 0 and the final pass.
1613 *
1614 * @param pVM Pointer to the VM.
1615 * @param pSSM The saved state handle.
1616 */
1617static void cpumR3SaveCpuId(PVM pVM, PSSMHANDLE pSSM)
1618{
1619 /*
1620 * Save all the CPU ID leaves here so we can check them for compatibility
1621 * upon loading.
1622 */
1623 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd));
1624 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
1625
1626 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt));
1627 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
1628
1629 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur));
1630 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
1631
1632 SSMR3PutMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
1633
1634 /*
1635 * Save a good portion of the raw CPU IDs as well as they may come in
1636 * handy when validating features for raw mode.
1637 */
1638 CPUMCPUID aRawStd[16];
1639 for (unsigned i = 0; i < RT_ELEMENTS(aRawStd); i++)
1640 ASMCpuId(i, &aRawStd[i].eax, &aRawStd[i].ebx, &aRawStd[i].ecx, &aRawStd[i].edx);
1641 SSMR3PutU32(pSSM, RT_ELEMENTS(aRawStd));
1642 SSMR3PutMem(pSSM, &aRawStd[0], sizeof(aRawStd));
1643
1644 CPUMCPUID aRawExt[32];
1645 for (unsigned i = 0; i < RT_ELEMENTS(aRawExt); i++)
1646 ASMCpuId(i | UINT32_C(0x80000000), &aRawExt[i].eax, &aRawExt[i].ebx, &aRawExt[i].ecx, &aRawExt[i].edx);
1647 SSMR3PutU32(pSSM, RT_ELEMENTS(aRawExt));
1648 SSMR3PutMem(pSSM, &aRawExt[0], sizeof(aRawExt));
1649}
1650
1651
1652/**
1653 * Loads the CPU ID leaves saved by pass 0.
1654 *
1655 * @returns VBox status code.
1656 * @param pVM Pointer to the VM.
1657 * @param pSSM The saved state handle.
1658 * @param uVersion The format version.
1659 */
1660static int cpumR3LoadCpuId(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion)
1661{
1662 AssertMsgReturn(uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2, ("%u\n", uVersion), VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION);
1663
1664 /*
1665 * Define a bunch of macros for simplifying the code.
1666 */
1667 /* Generic expression + failure message. */
1668#define CPUID_CHECK_RET(expr, fmt) \
1669 do { \
1670 if (!(expr)) \
1671 { \
1672 char *pszMsg = RTStrAPrintf2 fmt; /* lack of variadic macros sucks */ \
1673 if (fStrictCpuIdChecks) \
1674 { \
1675 int rcCpuid = SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, "%s", pszMsg); \
1676 RTStrFree(pszMsg); \
1677 return rcCpuid; \
1678 } \
1679 LogRel(("CPUM: %s\n", pszMsg)); \
1680 RTStrFree(pszMsg); \
1681 } \
1682 } while (0)
1683#define CPUID_CHECK_WRN(expr, fmt) \
1684 do { \
1685 if (!(expr)) \
1686 LogRel(fmt); \
1687 } while (0)
1688
1689 /* For comparing two values and bitch if they differs. */
1690#define CPUID_CHECK2_RET(what, host, saved) \
1691 do { \
1692 if ((host) != (saved)) \
1693 { \
1694 if (fStrictCpuIdChecks) \
1695 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
1696 N_(#what " mismatch: host=%#x saved=%#x"), (host), (saved)); \
1697 LogRel(("CPUM: " #what " differs: host=%#x saved=%#x\n", (host), (saved))); \
1698 } \
1699 } while (0)
1700#define CPUID_CHECK2_WRN(what, host, saved) \
1701 do { \
1702 if ((host) != (saved)) \
1703 LogRel(("CPUM: " #what " differs: host=%#x saved=%#x\n", (host), (saved))); \
1704 } while (0)
1705
1706 /* For checking raw cpu features (raw mode). */
1707#define CPUID_RAW_FEATURE_RET(set, reg, bit) \
1708 do { \
1709 if ((aHostRaw##set [1].reg & bit) != (aRaw##set [1].reg & bit)) \
1710 { \
1711 if (fStrictCpuIdChecks) \
1712 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
1713 N_(#bit " mismatch: host=%d saved=%d"), \
1714 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) ); \
1715 LogRel(("CPUM: " #bit" differs: host=%d saved=%d\n", \
1716 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) )); \
1717 } \
1718 } while (0)
1719#define CPUID_RAW_FEATURE_WRN(set, reg, bit) \
1720 do { \
1721 if ((aHostRaw##set [1].reg & bit) != (aRaw##set [1].reg & bit)) \
1722 LogRel(("CPUM: " #bit" differs: host=%d saved=%d\n", \
1723 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) )); \
1724 } while (0)
1725#define CPUID_RAW_FEATURE_IGN(set, reg, bit) do { } while (0)
1726
1727 /* For checking guest features. */
1728#define CPUID_GST_FEATURE_RET(set, reg, bit) \
1729 do { \
1730 if ( (aGuestCpuId##set [1].reg & bit) \
1731 && !(aHostRaw##set [1].reg & bit) \
1732 && !(aHostOverride##set [1].reg & bit) \
1733 && !(aGuestOverride##set [1].reg & bit) \
1734 ) \
1735 { \
1736 if (fStrictCpuIdChecks) \
1737 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
1738 N_(#bit " is not supported by the host but has already exposed to the guest")); \
1739 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
1740 } \
1741 } while (0)
1742#define CPUID_GST_FEATURE_WRN(set, reg, bit) \
1743 do { \
1744 if ( (aGuestCpuId##set [1].reg & bit) \
1745 && !(aHostRaw##set [1].reg & bit) \
1746 && !(aHostOverride##set [1].reg & bit) \
1747 && !(aGuestOverride##set [1].reg & bit) \
1748 ) \
1749 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
1750 } while (0)
1751#define CPUID_GST_FEATURE_EMU(set, reg, bit) \
1752 do { \
1753 if ( (aGuestCpuId##set [1].reg & bit) \
1754 && !(aHostRaw##set [1].reg & bit) \
1755 && !(aHostOverride##set [1].reg & bit) \
1756 && !(aGuestOverride##set [1].reg & bit) \
1757 ) \
1758 LogRel(("CPUM: Warning - " #bit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
1759 } while (0)
1760#define CPUID_GST_FEATURE_IGN(set, reg, bit) do { } while (0)
1761
1762 /* For checking guest features if AMD guest CPU. */
1763#define CPUID_GST_AMD_FEATURE_RET(set, reg, bit) \
1764 do { \
1765 if ( (aGuestCpuId##set [1].reg & bit) \
1766 && fGuestAmd \
1767 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
1768 && !(aHostOverride##set [1].reg & bit) \
1769 && !(aGuestOverride##set [1].reg & bit) \
1770 ) \
1771 { \
1772 if (fStrictCpuIdChecks) \
1773 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
1774 N_(#bit " is not supported by the host but has already exposed to the guest")); \
1775 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
1776 } \
1777 } while (0)
1778#define CPUID_GST_AMD_FEATURE_WRN(set, reg, bit) \
1779 do { \
1780 if ( (aGuestCpuId##set [1].reg & bit) \
1781 && fGuestAmd \
1782 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
1783 && !(aHostOverride##set [1].reg & bit) \
1784 && !(aGuestOverride##set [1].reg & bit) \
1785 ) \
1786 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
1787 } while (0)
1788#define CPUID_GST_AMD_FEATURE_EMU(set, reg, bit) \
1789 do { \
1790 if ( (aGuestCpuId##set [1].reg & bit) \
1791 && fGuestAmd \
1792 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
1793 && !(aHostOverride##set [1].reg & bit) \
1794 && !(aGuestOverride##set [1].reg & bit) \
1795 ) \
1796 LogRel(("CPUM: Warning - " #bit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
1797 } while (0)
1798#define CPUID_GST_AMD_FEATURE_IGN(set, reg, bit) do { } while (0)
1799
1800 /* For checking AMD features which have a corresponding bit in the standard
1801 range. (Intel defines very few bits in the extended feature sets.) */
1802#define CPUID_GST_FEATURE2_RET(reg, ExtBit, StdBit) \
1803 do { \
1804 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
1805 && !(fHostAmd \
1806 ? aHostRawExt[1].reg & (ExtBit) \
1807 : aHostRawStd[1].reg & (StdBit)) \
1808 && !(aHostOverrideExt[1].reg & (ExtBit)) \
1809 && !(aGuestOverrideExt[1].reg & (ExtBit)) \
1810 ) \
1811 { \
1812 if (fStrictCpuIdChecks) \
1813 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
1814 N_(#ExtBit " is not supported by the host but has already exposed to the guest")); \
1815 LogRel(("CPUM: " #ExtBit " is not supported by the host but has already exposed to the guest\n")); \
1816 } \
1817 } while (0)
1818#define CPUID_GST_FEATURE2_WRN(reg, ExtBit, StdBit) \
1819 do { \
1820 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
1821 && !(fHostAmd \
1822 ? aHostRawExt[1].reg & (ExtBit) \
1823 : aHostRawStd[1].reg & (StdBit)) \
1824 && !(aHostOverrideExt[1].reg & (ExtBit)) \
1825 && !(aGuestOverrideExt[1].reg & (ExtBit)) \
1826 ) \
1827 LogRel(("CPUM: " #ExtBit " is not supported by the host but has already exposed to the guest\n")); \
1828 } while (0)
1829#define CPUID_GST_FEATURE2_EMU(reg, ExtBit, StdBit) \
1830 do { \
1831 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
1832 && !(fHostAmd \
1833 ? aHostRawExt[1].reg & (ExtBit) \
1834 : aHostRawStd[1].reg & (StdBit)) \
1835 && !(aHostOverrideExt[1].reg & (ExtBit)) \
1836 && !(aGuestOverrideExt[1].reg & (ExtBit)) \
1837 ) \
1838 LogRel(("CPUM: Warning - " #ExtBit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
1839 } while (0)
1840#define CPUID_GST_FEATURE2_IGN(reg, ExtBit, StdBit) do { } while (0)
1841
1842 /*
1843 * Load them into stack buffers first.
1844 */
1845 CPUMCPUID aGuestCpuIdStd[RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd)];
1846 uint32_t cGuestCpuIdStd;
1847 int rc = SSMR3GetU32(pSSM, &cGuestCpuIdStd); AssertRCReturn(rc, rc);
1848 if (cGuestCpuIdStd > RT_ELEMENTS(aGuestCpuIdStd))
1849 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1850 SSMR3GetMem(pSSM, &aGuestCpuIdStd[0], cGuestCpuIdStd * sizeof(aGuestCpuIdStd[0]));
1851
1852 CPUMCPUID aGuestCpuIdExt[RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt)];
1853 uint32_t cGuestCpuIdExt;
1854 rc = SSMR3GetU32(pSSM, &cGuestCpuIdExt); AssertRCReturn(rc, rc);
1855 if (cGuestCpuIdExt > RT_ELEMENTS(aGuestCpuIdExt))
1856 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1857 SSMR3GetMem(pSSM, &aGuestCpuIdExt[0], cGuestCpuIdExt * sizeof(aGuestCpuIdExt[0]));
1858
1859 CPUMCPUID aGuestCpuIdCentaur[RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur)];
1860 uint32_t cGuestCpuIdCentaur;
1861 rc = SSMR3GetU32(pSSM, &cGuestCpuIdCentaur); AssertRCReturn(rc, rc);
1862 if (cGuestCpuIdCentaur > RT_ELEMENTS(aGuestCpuIdCentaur))
1863 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1864 SSMR3GetMem(pSSM, &aGuestCpuIdCentaur[0], cGuestCpuIdCentaur * sizeof(aGuestCpuIdCentaur[0]));
1865
1866 CPUMCPUID GuestCpuIdDef;
1867 rc = SSMR3GetMem(pSSM, &GuestCpuIdDef, sizeof(GuestCpuIdDef));
1868 AssertRCReturn(rc, rc);
1869
1870 CPUMCPUID aRawStd[16];
1871 uint32_t cRawStd;
1872 rc = SSMR3GetU32(pSSM, &cRawStd); AssertRCReturn(rc, rc);
1873 if (cRawStd > RT_ELEMENTS(aRawStd))
1874 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1875 SSMR3GetMem(pSSM, &aRawStd[0], cRawStd * sizeof(aRawStd[0]));
1876
1877 CPUMCPUID aRawExt[32];
1878 uint32_t cRawExt;
1879 rc = SSMR3GetU32(pSSM, &cRawExt); AssertRCReturn(rc, rc);
1880 if (cRawExt > RT_ELEMENTS(aRawExt))
1881 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1882 rc = SSMR3GetMem(pSSM, &aRawExt[0], cRawExt * sizeof(aRawExt[0]));
1883 AssertRCReturn(rc, rc);
1884
1885 /*
1886 * Note that we support restoring less than the current amount of standard
1887 * leaves because we've been allowed more is newer version of VBox.
1888 *
1889 * So, pad new entries with the default.
1890 */
1891 for (uint32_t i = cGuestCpuIdStd; i < RT_ELEMENTS(aGuestCpuIdStd); i++)
1892 aGuestCpuIdStd[i] = GuestCpuIdDef;
1893
1894 for (uint32_t i = cGuestCpuIdExt; i < RT_ELEMENTS(aGuestCpuIdExt); i++)
1895 aGuestCpuIdExt[i] = GuestCpuIdDef;
1896
1897 for (uint32_t i = cGuestCpuIdCentaur; i < RT_ELEMENTS(aGuestCpuIdCentaur); i++)
1898 aGuestCpuIdCentaur[i] = GuestCpuIdDef;
1899
1900 for (uint32_t i = cRawStd; i < RT_ELEMENTS(aRawStd); i++)
1901 ASMCpuId(i, &aRawStd[i].eax, &aRawStd[i].ebx, &aRawStd[i].ecx, &aRawStd[i].edx);
1902
1903 for (uint32_t i = cRawExt; i < RT_ELEMENTS(aRawExt); i++)
1904 ASMCpuId(i | UINT32_C(0x80000000), &aRawExt[i].eax, &aRawExt[i].ebx, &aRawExt[i].ecx, &aRawExt[i].edx);
1905
1906 /*
1907 * Get the raw CPU IDs for the current host.
1908 */
1909 CPUMCPUID aHostRawStd[16];
1910 for (unsigned i = 0; i < RT_ELEMENTS(aHostRawStd); i++)
1911 ASMCpuId(i, &aHostRawStd[i].eax, &aHostRawStd[i].ebx, &aHostRawStd[i].ecx, &aHostRawStd[i].edx);
1912
1913 CPUMCPUID aHostRawExt[32];
1914 for (unsigned i = 0; i < RT_ELEMENTS(aHostRawExt); i++)
1915 ASMCpuId(i | UINT32_C(0x80000000), &aHostRawExt[i].eax, &aHostRawExt[i].ebx, &aHostRawExt[i].ecx, &aHostRawExt[i].edx);
1916
1917 /*
1918 * Get the host and guest overrides so we don't reject the state because
1919 * some feature was enabled thru these interfaces.
1920 * Note! We currently only need the feature leaves, so skip rest.
1921 */
1922 PCFGMNODE pOverrideCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM/CPUID");
1923 CPUMCPUID aGuestOverrideStd[2];
1924 memcpy(&aGuestOverrideStd[0], &aHostRawStd[0], sizeof(aGuestOverrideStd));
1925 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x00000000), &aGuestOverrideStd[0], RT_ELEMENTS(aGuestOverrideStd), pOverrideCfg);
1926
1927 CPUMCPUID aGuestOverrideExt[2];
1928 memcpy(&aGuestOverrideExt[0], &aHostRawExt[0], sizeof(aGuestOverrideExt));
1929 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x80000000), &aGuestOverrideExt[0], RT_ELEMENTS(aGuestOverrideExt), pOverrideCfg);
1930
1931 pOverrideCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM/HostCPUID");
1932 CPUMCPUID aHostOverrideStd[2];
1933 memcpy(&aHostOverrideStd[0], &aHostRawStd[0], sizeof(aHostOverrideStd));
1934 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x00000000), &aHostOverrideStd[0], RT_ELEMENTS(aHostOverrideStd), pOverrideCfg);
1935
1936 CPUMCPUID aHostOverrideExt[2];
1937 memcpy(&aHostOverrideExt[0], &aHostRawExt[0], sizeof(aHostOverrideExt));
1938 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x80000000), &aHostOverrideExt[0], RT_ELEMENTS(aHostOverrideExt), pOverrideCfg);
1939
1940 /*
1941 * This can be skipped.
1942 */
1943 bool fStrictCpuIdChecks;
1944 CFGMR3QueryBoolDef(CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM"), "StrictCpuIdChecks", &fStrictCpuIdChecks, true);
1945
1946
1947
1948 /*
1949 * For raw-mode we'll require that the CPUs are very similar since we don't
1950 * intercept CPUID instructions for user mode applications.
1951 */
1952 if (!HMIsEnabled(pVM))
1953 {
1954 /* CPUID(0) */
1955 CPUID_CHECK_RET( aHostRawStd[0].ebx == aRawStd[0].ebx
1956 && aHostRawStd[0].ecx == aRawStd[0].ecx
1957 && aHostRawStd[0].edx == aRawStd[0].edx,
1958 (N_("CPU vendor mismatch: host='%.4s%.4s%.4s' saved='%.4s%.4s%.4s'"),
1959 &aHostRawStd[0].ebx, &aHostRawStd[0].edx, &aHostRawStd[0].ecx,
1960 &aRawStd[0].ebx, &aRawStd[0].edx, &aRawStd[0].ecx));
1961 CPUID_CHECK2_WRN("Std CPUID max leaf", aHostRawStd[0].eax, aRawStd[0].eax);
1962 CPUID_CHECK2_WRN("Reserved bits 15:14", (aHostRawExt[1].eax >> 14) & 3, (aRawExt[1].eax >> 14) & 3);
1963 CPUID_CHECK2_WRN("Reserved bits 31:28", aHostRawExt[1].eax >> 28, aRawExt[1].eax >> 28);
1964
1965 bool const fIntel = ASMIsIntelCpuEx(aRawStd[0].ebx, aRawStd[0].ecx, aRawStd[0].edx);
1966
1967 /* CPUID(1).eax */
1968 CPUID_CHECK2_RET("CPU family", ASMGetCpuFamily(aHostRawStd[1].eax), ASMGetCpuFamily(aRawStd[1].eax));
1969 CPUID_CHECK2_RET("CPU model", ASMGetCpuModel(aHostRawStd[1].eax, fIntel), ASMGetCpuModel(aRawStd[1].eax, fIntel));
1970 CPUID_CHECK2_WRN("CPU type", (aHostRawStd[1].eax >> 12) & 3, (aRawStd[1].eax >> 12) & 3 );
1971
1972 /* CPUID(1).ebx - completely ignore CPU count and APIC ID. */
1973 CPUID_CHECK2_RET("CPU brand ID", aHostRawStd[1].ebx & 0xff, aRawStd[1].ebx & 0xff);
1974 CPUID_CHECK2_WRN("CLFLUSH chunk count", (aHostRawStd[1].ebx >> 8) & 0xff, (aRawStd[1].ebx >> 8) & 0xff);
1975
1976 /* CPUID(1).ecx */
1977 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE3);
1978 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PCLMUL);
1979 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_DTES64);
1980 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MONITOR);
1981 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CPLDS);
1982 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_VMX);
1983 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_SMX);
1984 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_EST);
1985 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_TM2);
1986 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSSE3);
1987 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_CNTXID);
1988 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(11) /*reserved*/ );
1989 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_FMA);
1990 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CX16);
1991 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_TPRUPDATE);
1992 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_PDCM);
1993 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(16) /*reserved*/);
1994 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(17) /*reserved*/);
1995 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_DCA);
1996 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_1);
1997 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_2);
1998 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_X2APIC);
1999 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MOVBE);
2000 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_POPCNT);
2001 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(24) /*reserved*/);
2002 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AES);
2003 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_XSAVE);
2004 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_OSXSAVE);
2005 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AVX);
2006 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(29) /*reserved*/);
2007 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(30) /*reserved*/);
2008 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_HVP);
2009
2010 /* CPUID(1).edx */
2011 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FPU);
2012 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_VME);
2013 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DE);
2014 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE);
2015 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TSC);
2016 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MSR);
2017 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAE);
2018 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCE);
2019 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CX8);
2020 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_APIC);
2021 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(10) /*reserved*/);
2022 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SEP);
2023 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MTRR);
2024 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PGE);
2025 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCA);
2026 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CMOV);
2027 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAT);
2028 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE36);
2029 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSN);
2030 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CLFSH);
2031 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(20) /*reserved*/);
2032 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_DS);
2033 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_ACPI);
2034 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MMX);
2035 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FXSR);
2036 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE);
2037 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE2);
2038 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SS);
2039 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_HTT);
2040 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_TM);
2041 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(30) /*JMPE/IA64*/);
2042 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PBE);
2043
2044 /* CPUID(2) - config, mostly about caches. ignore. */
2045 /* CPUID(3) - processor serial number. ignore. */
2046 /* CPUID(4) - config, cache and topology - takes ECX as input. ignore. */
2047 /* CPUID(5) - mwait/monitor config. ignore. */
2048 /* CPUID(6) - power management. ignore. */
2049 /* CPUID(7) - ???. ignore. */
2050 /* CPUID(8) - ???. ignore. */
2051 /* CPUID(9) - DCA. ignore for now. */
2052 /* CPUID(a) - PeMo info. ignore for now. */
2053 /* CPUID(b) - topology info - takes ECX as input. ignore. */
2054
2055 /* CPUID(d) - XCR0 stuff - takes ECX as input. We only warn about the main level (ECX=0) for now. */
2056 CPUID_CHECK_WRN( aRawStd[0].eax < UINT32_C(0x0000000d)
2057 || aHostRawStd[0].eax >= UINT32_C(0x0000000d),
2058 ("CPUM: Standard leaf D was present on saved state host, not present on current.\n"));
2059 if ( aRawStd[0].eax >= UINT32_C(0x0000000d)
2060 && aHostRawStd[0].eax >= UINT32_C(0x0000000d))
2061 {
2062 CPUID_CHECK2_WRN("Valid low XCR0 bits", aHostRawStd[0xd].eax, aRawStd[0xd].eax);
2063 CPUID_CHECK2_WRN("Valid high XCR0 bits", aHostRawStd[0xd].edx, aRawStd[0xd].edx);
2064 CPUID_CHECK2_WRN("Current XSAVE/XRSTOR area size", aHostRawStd[0xd].ebx, aRawStd[0xd].ebx);
2065 CPUID_CHECK2_WRN("Max XSAVE/XRSTOR area size", aHostRawStd[0xd].ecx, aRawStd[0xd].ecx);
2066 }
2067
2068 /* CPUID(0x80000000) - same as CPUID(0) except for eax.
2069 Note! Intel have/is marking many of the fields here as reserved. We
2070 will verify them as if it's an AMD CPU. */
2071 CPUID_CHECK_RET( (aHostRawExt[0].eax >= UINT32_C(0x80000001) && aHostRawExt[0].eax <= UINT32_C(0x8000007f))
2072 || !(aRawExt[0].eax >= UINT32_C(0x80000001) && aRawExt[0].eax <= UINT32_C(0x8000007f)),
2073 (N_("Extended leaves was present on saved state host, but is missing on the current\n")));
2074 if (aRawExt[0].eax >= UINT32_C(0x80000001) && aRawExt[0].eax <= UINT32_C(0x8000007f))
2075 {
2076 CPUID_CHECK_RET( aHostRawExt[0].ebx == aRawExt[0].ebx
2077 && aHostRawExt[0].ecx == aRawExt[0].ecx
2078 && aHostRawExt[0].edx == aRawExt[0].edx,
2079 (N_("CPU vendor mismatch: host='%.4s%.4s%.4s' saved='%.4s%.4s%.4s'"),
2080 &aHostRawExt[0].ebx, &aHostRawExt[0].edx, &aHostRawExt[0].ecx,
2081 &aRawExt[0].ebx, &aRawExt[0].edx, &aRawExt[0].ecx));
2082 CPUID_CHECK2_WRN("Ext CPUID max leaf", aHostRawExt[0].eax, aRawExt[0].eax);
2083
2084 /* CPUID(0x80000001).eax - same as CPUID(0).eax. */
2085 CPUID_CHECK2_RET("CPU family", ASMGetCpuFamily(aHostRawExt[1].eax), ASMGetCpuFamily(aRawExt[1].eax));
2086 CPUID_CHECK2_RET("CPU model", ASMGetCpuModel(aHostRawExt[1].eax, fIntel), ASMGetCpuModel(aRawExt[1].eax, fIntel));
2087 CPUID_CHECK2_WRN("CPU type", (aHostRawExt[1].eax >> 12) & 3, (aRawExt[1].eax >> 12) & 3 );
2088 CPUID_CHECK2_WRN("Reserved bits 15:14", (aHostRawExt[1].eax >> 14) & 3, (aRawExt[1].eax >> 14) & 3 );
2089 CPUID_CHECK2_WRN("Reserved bits 31:28", aHostRawExt[1].eax >> 28, aRawExt[1].eax >> 28);
2090
2091 /* CPUID(0x80000001).ebx - Brand ID (maybe), just warn if things differs. */
2092 CPUID_CHECK2_WRN("CPU BrandID", aHostRawExt[1].ebx & 0xffff, aRawExt[1].ebx & 0xffff);
2093 CPUID_CHECK2_WRN("Reserved bits 16:27", (aHostRawExt[1].ebx >> 16) & 0xfff, (aRawExt[1].ebx >> 16) & 0xfff);
2094 CPUID_CHECK2_WRN("PkgType", (aHostRawExt[1].ebx >> 28) & 0xf, (aRawExt[1].ebx >> 28) & 0xf);
2095
2096 /* CPUID(0x80000001).ecx */
2097 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF);
2098 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CMPL);
2099 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SVM);
2100 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_EXT_APIC);
2101 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CR8L);
2102 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_ABM);
2103 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE4A);
2104 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_MISALNSSE);
2105 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF);
2106 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_OSVW);
2107 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_IBS);
2108 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE5);
2109 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SKINIT);
2110 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_WDT);
2111 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(14));
2112 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(15));
2113 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(16));
2114 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(17));
2115 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(18));
2116 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(19));
2117 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(20));
2118 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(21));
2119 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(22));
2120 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(23));
2121 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(24));
2122 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(25));
2123 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(26));
2124 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(27));
2125 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(28));
2126 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(29));
2127 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(30));
2128 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(31));
2129
2130 /* CPUID(0x80000001).edx */
2131 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FPU);
2132 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_VME);
2133 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_DE);
2134 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PSE);
2135 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_TSC);
2136 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MSR);
2137 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PAE);
2138 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MCE);
2139 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_CX8);
2140 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_APIC);
2141 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(10) /*reserved*/);
2142 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_SEP);
2143 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MTRR);
2144 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PGE);
2145 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MCA);
2146 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_CMOV);
2147 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PAT);
2148 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PSE36);
2149 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(18) /*reserved*/);
2150 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(19) /*reserved*/);
2151 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_NX);
2152 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(21) /*reserved*/);
2153 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_AXMMX);
2154 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MMX);
2155 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FXSR);
2156 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
2157 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_PAGE1GB);
2158 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
2159 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(28) /*reserved*/);
2160 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_LONG_MODE);
2161 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
2162 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
2163
2164 /** @todo verify the rest as well. */
2165 }
2166 }
2167
2168
2169
2170 /*
2171 * Verify that we can support the features already exposed to the guest on
2172 * this host.
2173 *
2174 * Most of the features we're emulating requires intercepting instruction
2175 * and doing it the slow way, so there is no need to warn when they aren't
2176 * present in the host CPU. Thus we use IGN instead of EMU on these.
2177 *
2178 * Trailing comments:
2179 * "EMU" - Possible to emulate, could be lots of work and very slow.
2180 * "EMU?" - Can this be emulated?
2181 */
2182 /* CPUID(1).ecx */
2183 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE3); // -> EMU
2184 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PCLMUL); // -> EMU?
2185 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_DTES64); // -> EMU?
2186 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_MONITOR);
2187 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CPLDS); // -> EMU?
2188 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_VMX); // -> EMU
2189 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SMX); // -> EMU
2190 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_EST); // -> EMU
2191 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_TM2); // -> EMU?
2192 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSSE3); // -> EMU
2193 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CNTXID); // -> EMU
2194 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(11) /*reserved*/ );
2195 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_FMA); // -> EMU? what's this?
2196 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CX16); // -> EMU?
2197 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_TPRUPDATE);//-> EMU
2198 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PDCM); // -> EMU
2199 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(16) /*reserved*/);
2200 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(17) /*reserved*/);
2201 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_DCA); // -> EMU?
2202 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_1); // -> EMU
2203 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_2); // -> EMU
2204 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_X2APIC);
2205 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MOVBE); // -> EMU
2206 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_POPCNT); // -> EMU
2207 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(24) /*reserved*/);
2208 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AES); // -> EMU
2209 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_XSAVE); // -> EMU
2210 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_OSXSAVE); // -> EMU
2211 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AVX); // -> EMU?
2212 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(29) /*reserved*/);
2213 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(30) /*reserved*/);
2214 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_HVP); // Normally not set by host
2215
2216 /* CPUID(1).edx */
2217 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FPU);
2218 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_VME);
2219 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DE); // -> EMU?
2220 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE);
2221 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TSC); // -> EMU
2222 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MSR); // -> EMU
2223 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_PAE);
2224 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCE);
2225 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CX8); // -> EMU?
2226 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_APIC);
2227 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(10) /*reserved*/);
2228 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SEP);
2229 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MTRR);
2230 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PGE);
2231 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCA);
2232 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CMOV); // -> EMU
2233 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAT);
2234 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE36);
2235 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSN);
2236 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CLFSH); // -> EMU
2237 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(20) /*reserved*/);
2238 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DS); // -> EMU?
2239 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_ACPI); // -> EMU?
2240 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MMX); // -> EMU
2241 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FXSR); // -> EMU
2242 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE); // -> EMU
2243 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE2); // -> EMU
2244 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SS); // -> EMU?
2245 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_HTT); // -> EMU?
2246 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TM); // -> EMU?
2247 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(30) /*JMPE/IA64*/); // -> EMU
2248 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_PBE); // -> EMU?
2249
2250 /* CPUID(0x80000000). */
2251 if ( aGuestCpuIdExt[0].eax >= UINT32_C(0x80000001)
2252 && aGuestCpuIdExt[0].eax < UINT32_C(0x8000007f))
2253 {
2254 /** @todo deal with no 0x80000001 on the host. */
2255 bool const fHostAmd = ASMIsAmdCpuEx(aHostRawStd[0].ebx, aHostRawStd[0].ecx, aHostRawStd[0].edx);
2256 bool const fGuestAmd = ASMIsAmdCpuEx(aGuestCpuIdExt[0].ebx, aGuestCpuIdExt[0].ecx, aGuestCpuIdExt[0].edx);
2257
2258 /* CPUID(0x80000001).ecx */
2259 CPUID_GST_FEATURE_WRN(Ext, ecx, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF); // -> EMU
2260 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CMPL); // -> EMU
2261 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SVM); // -> EMU
2262 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_EXT_APIC);// ???
2263 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CR8L); // -> EMU
2264 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_ABM); // -> EMU
2265 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE4A); // -> EMU
2266 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_MISALNSSE);//-> EMU
2267 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF);// -> EMU
2268 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_OSVW); // -> EMU?
2269 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_IBS); // -> EMU
2270 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE5); // -> EMU
2271 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SKINIT); // -> EMU
2272 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_WDT); // -> EMU
2273 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(14));
2274 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(15));
2275 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(16));
2276 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(17));
2277 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(18));
2278 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(19));
2279 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(20));
2280 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(21));
2281 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(22));
2282 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(23));
2283 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(24));
2284 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(25));
2285 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(26));
2286 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(27));
2287 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(28));
2288 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(29));
2289 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(30));
2290 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(31));
2291
2292 /* CPUID(0x80000001).edx */
2293 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_FPU, X86_CPUID_FEATURE_EDX_FPU); // -> EMU
2294 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_VME, X86_CPUID_FEATURE_EDX_VME); // -> EMU
2295 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_DE, X86_CPUID_FEATURE_EDX_DE); // -> EMU
2296 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PSE, X86_CPUID_FEATURE_EDX_PSE);
2297 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_TSC, X86_CPUID_FEATURE_EDX_TSC); // -> EMU
2298 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_MSR, X86_CPUID_FEATURE_EDX_MSR); // -> EMU
2299 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_PAE, X86_CPUID_FEATURE_EDX_PAE);
2300 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MCE, X86_CPUID_FEATURE_EDX_MCE);
2301 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_CX8, X86_CPUID_FEATURE_EDX_CX8); // -> EMU?
2302 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_APIC, X86_CPUID_FEATURE_EDX_APIC);
2303 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(10) /*reserved*/);
2304 CPUID_GST_FEATURE_IGN( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_SYSCALL); // On Intel: long mode only.
2305 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MTRR, X86_CPUID_FEATURE_EDX_MTRR);
2306 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PGE, X86_CPUID_FEATURE_EDX_PGE);
2307 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MCA, X86_CPUID_FEATURE_EDX_MCA);
2308 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_CMOV, X86_CPUID_FEATURE_EDX_CMOV); // -> EMU
2309 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PAT, X86_CPUID_FEATURE_EDX_PAT);
2310 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PSE36, X86_CPUID_FEATURE_EDX_PSE36);
2311 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(18) /*reserved*/);
2312 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(19) /*reserved*/);
2313 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_NX);
2314 CPUID_GST_FEATURE_WRN( Ext, edx, RT_BIT_32(21) /*reserved*/);
2315 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_AMD_FEATURE_EDX_AXMMX);
2316 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_MMX, X86_CPUID_FEATURE_EDX_MMX); // -> EMU
2317 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_FXSR, X86_CPUID_FEATURE_EDX_FXSR); // -> EMU
2318 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
2319 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_PAGE1GB);
2320 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
2321 CPUID_GST_FEATURE_IGN( Ext, edx, RT_BIT_32(28) /*reserved*/);
2322 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_LONG_MODE);
2323 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
2324 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
2325 }
2326
2327 /*
2328 * We're good, commit the CPU ID leaves.
2329 */
2330 memcpy(&pVM->cpum.s.aGuestCpuIdStd[0], &aGuestCpuIdStd[0], sizeof(aGuestCpuIdStd));
2331 memcpy(&pVM->cpum.s.aGuestCpuIdExt[0], &aGuestCpuIdExt[0], sizeof(aGuestCpuIdExt));
2332 memcpy(&pVM->cpum.s.aGuestCpuIdCentaur[0], &aGuestCpuIdCentaur[0], sizeof(aGuestCpuIdCentaur));
2333 pVM->cpum.s.GuestCpuIdDef = GuestCpuIdDef;
2334
2335#undef CPUID_CHECK_RET
2336#undef CPUID_CHECK_WRN
2337#undef CPUID_CHECK2_RET
2338#undef CPUID_CHECK2_WRN
2339#undef CPUID_RAW_FEATURE_RET
2340#undef CPUID_RAW_FEATURE_WRN
2341#undef CPUID_RAW_FEATURE_IGN
2342#undef CPUID_GST_FEATURE_RET
2343#undef CPUID_GST_FEATURE_WRN
2344#undef CPUID_GST_FEATURE_EMU
2345#undef CPUID_GST_FEATURE_IGN
2346#undef CPUID_GST_FEATURE2_RET
2347#undef CPUID_GST_FEATURE2_WRN
2348#undef CPUID_GST_FEATURE2_EMU
2349#undef CPUID_GST_FEATURE2_IGN
2350#undef CPUID_GST_AMD_FEATURE_RET
2351#undef CPUID_GST_AMD_FEATURE_WRN
2352#undef CPUID_GST_AMD_FEATURE_EMU
2353#undef CPUID_GST_AMD_FEATURE_IGN
2354
2355 return VINF_SUCCESS;
2356}
2357
2358
2359/**
2360 * Pass 0 live exec callback.
2361 *
2362 * @returns VINF_SSM_DONT_CALL_AGAIN.
2363 * @param pVM Pointer to the VM.
2364 * @param pSSM The saved state handle.
2365 * @param uPass The pass (0).
2366 */
2367static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
2368{
2369 AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
2370 cpumR3SaveCpuId(pVM, pSSM);
2371 return VINF_SSM_DONT_CALL_AGAIN;
2372}
2373
2374
2375/**
2376 * Execute state save operation.
2377 *
2378 * @returns VBox status code.
2379 * @param pVM Pointer to the VM.
2380 * @param pSSM SSM operation handle.
2381 */
2382static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
2383{
2384 /*
2385 * Save.
2386 */
2387 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2388 {
2389 PVMCPU pVCpu = &pVM->aCpus[i];
2390 SSMR3PutStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), 0, g_aCpumCtxFields, NULL);
2391 }
2392
2393 SSMR3PutU32(pSSM, pVM->cCpus);
2394 SSMR3PutU32(pSSM, sizeof(pVM->aCpus[0].cpum.s.GuestMsrs.msr));
2395 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2396 {
2397 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2398
2399 SSMR3PutStructEx(pSSM, &pVCpu->cpum.s.Guest, sizeof(pVCpu->cpum.s.Guest), 0, g_aCpumCtxFields, NULL);
2400 SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
2401 SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
2402 AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
2403 SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
2404 }
2405
2406 cpumR3SaveCpuId(pVM, pSSM);
2407 return VINF_SUCCESS;
2408}
2409
2410
2411/**
2412 * @copydoc FNSSMINTLOADPREP
2413 */
2414static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
2415{
2416 NOREF(pSSM);
2417 pVM->cpum.s.fPendingRestore = true;
2418 return VINF_SUCCESS;
2419}
2420
2421
2422/**
2423 * @copydoc FNSSMINTLOADEXEC
2424 */
2425static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2426{
2427 /*
2428 * Validate version.
2429 */
2430 if ( uVersion != CPUM_SAVED_STATE_VERSION
2431 && uVersion != CPUM_SAVED_STATE_VERSION_MEM
2432 && uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
2433 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
2434 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
2435 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
2436 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
2437 && uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
2438 {
2439 AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
2440 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2441 }
2442
2443 if (uPass == SSM_PASS_FINAL)
2444 {
2445 /*
2446 * Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
2447 * really old SSM file versions.)
2448 */
2449 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2450 SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
2451 else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
2452 SSMR3HandleSetGCPtrSize(pSSM, HC_ARCH_BITS == 32 ? sizeof(RTGCPTR32) : sizeof(RTGCPTR));
2453
2454 uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
2455 PCSSMFIELD paCpumCtxFields = g_aCpumCtxFields;
2456 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2457 paCpumCtxFields = g_aCpumCtxFieldsV16;
2458 else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2459 paCpumCtxFields = g_aCpumCtxFieldsMem;
2460
2461 /*
2462 * Restore.
2463 */
2464 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2465 {
2466 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2467 uint64_t uCR3 = pVCpu->cpum.s.Hyper.cr3;
2468 uint64_t uRSP = pVCpu->cpum.s.Hyper.rsp; /* see VMMR3Relocate(). */
2469 SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), fLoad, paCpumCtxFields, NULL);
2470 pVCpu->cpum.s.Hyper.cr3 = uCR3;
2471 pVCpu->cpum.s.Hyper.rsp = uRSP;
2472 }
2473
2474 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
2475 {
2476 uint32_t cCpus;
2477 int rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
2478 AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
2479 VERR_SSM_UNEXPECTED_DATA);
2480 }
2481 AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
2482 || pVM->cCpus == 1,
2483 ("cCpus=%u\n", pVM->cCpus),
2484 VERR_SSM_UNEXPECTED_DATA);
2485
2486 uint32_t cbMsrs = 0;
2487 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2488 {
2489 int rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
2490 AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
2491 VERR_SSM_UNEXPECTED_DATA);
2492 AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
2493 VERR_SSM_UNEXPECTED_DATA);
2494 }
2495
2496 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2497 {
2498 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2499 SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Guest, sizeof(pVCpu->cpum.s.Guest), fLoad,
2500 paCpumCtxFields, NULL);
2501 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fUseFlags);
2502 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
2503 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2504 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
2505 else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
2506 {
2507 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
2508 SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
2509 }
2510
2511 /* REM and other may have cleared must-be-one fields in DR6 and
2512 DR7, fix these. */
2513 pVCpu->cpum.s.Guest.dr[6] &= ~(X86_DR6_RAZ_MASK | X86_DR6_MBZ_MASK);
2514 pVCpu->cpum.s.Guest.dr[6] |= X86_DR6_RA1_MASK;
2515 pVCpu->cpum.s.Guest.dr[7] &= ~(X86_DR7_RAZ_MASK | X86_DR7_MBZ_MASK);
2516 pVCpu->cpum.s.Guest.dr[7] |= X86_DR7_RA1_MASK;
2517 }
2518
2519 /* Older states does not have the internal selector register flags
2520 and valid selector value. Supply those. */
2521 if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2522 {
2523 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2524 {
2525 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2526 bool const fValid = HMIsEnabled(pVM)
2527 || ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2528 && !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
2529 PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
2530 if (fValid)
2531 {
2532 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2533 {
2534 paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
2535 paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
2536 }
2537
2538 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2539 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2540 }
2541 else
2542 {
2543 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2544 {
2545 paSelReg[iSelReg].fFlags = 0;
2546 paSelReg[iSelReg].ValidSel = 0;
2547 }
2548
2549 /* This might not be 104% correct, but I think it's close
2550 enough for all practical purposes... (REM always loaded
2551 LDTR registers.) */
2552 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2553 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2554 }
2555 pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
2556 pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
2557 }
2558 }
2559
2560 /* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
2561 if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2562 && uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2563 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2564 pVM->aCpus[iCpu].cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
2565
2566 /*
2567 * A quick sanity check.
2568 */
2569 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2570 {
2571 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2572 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2573 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2574 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2575 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2576 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2577 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2578 }
2579 }
2580
2581 pVM->cpum.s.fPendingRestore = false;
2582
2583 /*
2584 * Guest CPUIDs.
2585 */
2586 if (uVersion > CPUM_SAVED_STATE_VERSION_VER3_0)
2587 return cpumR3LoadCpuId(pVM, pSSM, uVersion);
2588
2589 /** @todo Merge the code below into cpumR3LoadCpuId when we've found out what is
2590 * actually required. */
2591
2592 /*
2593 * Restore the CPUID leaves.
2594 *
2595 * Note that we support restoring less than the current amount of standard
2596 * leaves because we've been allowed more is newer version of VBox.
2597 */
2598 uint32_t cElements;
2599 int rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2600 if (cElements > RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
2601 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2602 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], cElements*sizeof(pVM->cpum.s.aGuestCpuIdStd[0]));
2603
2604 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2605 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt))
2606 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2607 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
2608
2609 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2610 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur))
2611 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2612 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
2613
2614 SSMR3GetMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
2615
2616 /*
2617 * Check that the basic cpuid id information is unchanged.
2618 */
2619 /** @todo we should check the 64 bits capabilities too! */
2620 uint32_t au32CpuId[8] = {0,0,0,0, 0,0,0,0};
2621 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
2622 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
2623 uint32_t au32CpuIdSaved[8];
2624 rc = SSMR3GetMem(pSSM, &au32CpuIdSaved[0], sizeof(au32CpuIdSaved));
2625 if (RT_SUCCESS(rc))
2626 {
2627 /* Ignore CPU stepping. */
2628 au32CpuId[4] &= 0xfffffff0;
2629 au32CpuIdSaved[4] &= 0xfffffff0;
2630
2631 /* Ignore APIC ID (AMD specs). */
2632 au32CpuId[5] &= ~0xff000000;
2633 au32CpuIdSaved[5] &= ~0xff000000;
2634
2635 /* Ignore the number of Logical CPUs (AMD specs). */
2636 au32CpuId[5] &= ~0x00ff0000;
2637 au32CpuIdSaved[5] &= ~0x00ff0000;
2638
2639 /* Ignore some advanced capability bits, that we don't expose to the guest. */
2640 au32CpuId[6] &= ~( X86_CPUID_FEATURE_ECX_DTES64
2641 | X86_CPUID_FEATURE_ECX_VMX
2642 | X86_CPUID_FEATURE_ECX_SMX
2643 | X86_CPUID_FEATURE_ECX_EST
2644 | X86_CPUID_FEATURE_ECX_TM2
2645 | X86_CPUID_FEATURE_ECX_CNTXID
2646 | X86_CPUID_FEATURE_ECX_TPRUPDATE
2647 | X86_CPUID_FEATURE_ECX_PDCM
2648 | X86_CPUID_FEATURE_ECX_DCA
2649 | X86_CPUID_FEATURE_ECX_X2APIC
2650 );
2651 au32CpuIdSaved[6] &= ~( X86_CPUID_FEATURE_ECX_DTES64
2652 | X86_CPUID_FEATURE_ECX_VMX
2653 | X86_CPUID_FEATURE_ECX_SMX
2654 | X86_CPUID_FEATURE_ECX_EST
2655 | X86_CPUID_FEATURE_ECX_TM2
2656 | X86_CPUID_FEATURE_ECX_CNTXID
2657 | X86_CPUID_FEATURE_ECX_TPRUPDATE
2658 | X86_CPUID_FEATURE_ECX_PDCM
2659 | X86_CPUID_FEATURE_ECX_DCA
2660 | X86_CPUID_FEATURE_ECX_X2APIC
2661 );
2662
2663 /* Make sure we don't forget to update the masks when enabling
2664 * features in the future.
2665 */
2666 AssertRelease(!(pVM->cpum.s.aGuestCpuIdStd[1].ecx &
2667 ( X86_CPUID_FEATURE_ECX_DTES64
2668 | X86_CPUID_FEATURE_ECX_VMX
2669 | X86_CPUID_FEATURE_ECX_SMX
2670 | X86_CPUID_FEATURE_ECX_EST
2671 | X86_CPUID_FEATURE_ECX_TM2
2672 | X86_CPUID_FEATURE_ECX_CNTXID
2673 | X86_CPUID_FEATURE_ECX_TPRUPDATE
2674 | X86_CPUID_FEATURE_ECX_PDCM
2675 | X86_CPUID_FEATURE_ECX_DCA
2676 | X86_CPUID_FEATURE_ECX_X2APIC
2677 )));
2678 /* do the compare */
2679 if (memcmp(au32CpuIdSaved, au32CpuId, sizeof(au32CpuIdSaved)))
2680 {
2681 if (SSMR3HandleGetAfter(pSSM) == SSMAFTER_DEBUG_IT)
2682 LogRel(("cpumR3LoadExec: CpuId mismatch! (ignored due to SSMAFTER_DEBUG_IT)\n"
2683 "Saved=%.*Rhxs\n"
2684 "Real =%.*Rhxs\n",
2685 sizeof(au32CpuIdSaved), au32CpuIdSaved,
2686 sizeof(au32CpuId), au32CpuId));
2687 else
2688 {
2689 LogRel(("cpumR3LoadExec: CpuId mismatch!\n"
2690 "Saved=%.*Rhxs\n"
2691 "Real =%.*Rhxs\n",
2692 sizeof(au32CpuIdSaved), au32CpuIdSaved,
2693 sizeof(au32CpuId), au32CpuId));
2694 rc = VERR_SSM_LOAD_CPUID_MISMATCH;
2695 }
2696 }
2697 }
2698
2699 return rc;
2700}
2701
2702
2703/**
2704 * @copydoc FNSSMINTLOADPREP
2705 */
2706static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
2707{
2708 if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
2709 return VINF_SUCCESS;
2710
2711 /* just check this since we can. */ /** @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
2712 if (pVM->cpum.s.fPendingRestore)
2713 {
2714 LogRel(("CPUM: Missing state!\n"));
2715 return VERR_INTERNAL_ERROR_2;
2716 }
2717
2718 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2719 {
2720 /* Notify PGM of the NXE states in case they've changed. */
2721 PGMNotifyNxeChanged(&pVM->aCpus[iCpu], !!(pVM->aCpus[iCpu].cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
2722
2723 /* Cache the local APIC base from the APIC device. During init. this is done in CPUMR3ResetCpu(). */
2724 PDMApicGetBase(&pVM->aCpus[iCpu], &pVM->aCpus[iCpu].cpum.s.Guest.msrApicBase);
2725 }
2726 return VINF_SUCCESS;
2727}
2728
2729
2730/**
2731 * Checks if the CPUM state restore is still pending.
2732 *
2733 * @returns true / false.
2734 * @param pVM Pointer to the VM.
2735 */
2736VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
2737{
2738 return pVM->cpum.s.fPendingRestore;
2739}
2740
2741
2742/**
2743 * Formats the EFLAGS value into mnemonics.
2744 *
2745 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
2746 * @param efl The EFLAGS value.
2747 */
2748static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
2749{
2750 /*
2751 * Format the flags.
2752 */
2753 static const struct
2754 {
2755 const char *pszSet; const char *pszClear; uint32_t fFlag;
2756 } s_aFlags[] =
2757 {
2758 { "vip",NULL, X86_EFL_VIP },
2759 { "vif",NULL, X86_EFL_VIF },
2760 { "ac", NULL, X86_EFL_AC },
2761 { "vm", NULL, X86_EFL_VM },
2762 { "rf", NULL, X86_EFL_RF },
2763 { "nt", NULL, X86_EFL_NT },
2764 { "ov", "nv", X86_EFL_OF },
2765 { "dn", "up", X86_EFL_DF },
2766 { "ei", "di", X86_EFL_IF },
2767 { "tf", NULL, X86_EFL_TF },
2768 { "nt", "pl", X86_EFL_SF },
2769 { "nz", "zr", X86_EFL_ZF },
2770 { "ac", "na", X86_EFL_AF },
2771 { "po", "pe", X86_EFL_PF },
2772 { "cy", "nc", X86_EFL_CF },
2773 };
2774 char *psz = pszEFlags;
2775 for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
2776 {
2777 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
2778 if (pszAdd)
2779 {
2780 strcpy(psz, pszAdd);
2781 psz += strlen(pszAdd);
2782 *psz++ = ' ';
2783 }
2784 }
2785 psz[-1] = '\0';
2786}
2787
2788
2789/**
2790 * Formats a full register dump.
2791 *
2792 * @param pVM Pointer to the VM.
2793 * @param pCtx The context to format.
2794 * @param pCtxCore The context core to format.
2795 * @param pHlp Output functions.
2796 * @param enmType The dump type.
2797 * @param pszPrefix Register name prefix.
2798 */
2799static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType,
2800 const char *pszPrefix)
2801{
2802 NOREF(pVM);
2803
2804 /*
2805 * Format the EFLAGS.
2806 */
2807 uint32_t efl = pCtxCore->eflags.u32;
2808 char szEFlags[80];
2809 cpumR3InfoFormatFlags(&szEFlags[0], efl);
2810
2811 /*
2812 * Format the registers.
2813 */
2814 switch (enmType)
2815 {
2816 case CPUMDUMPTYPE_TERSE:
2817 if (CPUMIsGuestIn64BitCodeEx(pCtx))
2818 pHlp->pfnPrintf(pHlp,
2819 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
2820 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
2821 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
2822 "%sr14=%016RX64 %sr15=%016RX64\n"
2823 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
2824 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
2825 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
2826 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
2827 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
2828 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2829 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
2830 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
2831 else
2832 pHlp->pfnPrintf(pHlp,
2833 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
2834 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
2835 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
2836 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
2837 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2838 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
2839 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
2840 break;
2841
2842 case CPUMDUMPTYPE_DEFAULT:
2843 if (CPUMIsGuestIn64BitCodeEx(pCtx))
2844 pHlp->pfnPrintf(pHlp,
2845 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
2846 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
2847 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
2848 "%sr14=%016RX64 %sr15=%016RX64\n"
2849 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
2850 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
2851 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
2852 ,
2853 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
2854 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
2855 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
2856 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2857 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
2858 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
2859 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
2860 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
2861 else
2862 pHlp->pfnPrintf(pHlp,
2863 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
2864 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
2865 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
2866 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
2867 ,
2868 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
2869 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2870 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
2871 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
2872 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
2873 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
2874 break;
2875
2876 case CPUMDUMPTYPE_VERBOSE:
2877 if (CPUMIsGuestIn64BitCodeEx(pCtx))
2878 pHlp->pfnPrintf(pHlp,
2879 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
2880 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
2881 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
2882 "%sr14=%016RX64 %sr15=%016RX64\n"
2883 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
2884 "%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2885 "%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2886 "%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2887 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2888 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2889 "%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
2890 "%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
2891 "%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
2892 "%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
2893 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
2894 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
2895 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
2896 "%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
2897 ,
2898 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
2899 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
2900 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
2901 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2902 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
2903 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
2904 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
2905 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
2906 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
2907 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
2908 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
2909 pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
2910 pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
2911 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
2912 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
2913 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
2914 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
2915 else
2916 pHlp->pfnPrintf(pHlp,
2917 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
2918 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
2919 "%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
2920 "%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
2921 "%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
2922 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
2923 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
2924 "%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
2925 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
2926 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
2927 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
2928 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
2929 ,
2930 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
2931 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
2932 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
2933 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
2934 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
2935 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
2936 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
2937 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
2938 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
2939 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
2940 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
2941 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
2942
2943 pHlp->pfnPrintf(pHlp,
2944 "%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
2945 "%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
2946 ,
2947 pszPrefix, pCtx->fpu.FCW, pszPrefix, pCtx->fpu.FSW, pszPrefix, pCtx->fpu.FTW, pszPrefix, pCtx->fpu.FOP,
2948 pszPrefix, pCtx->fpu.MXCSR, pszPrefix, pCtx->fpu.MXCSR_MASK,
2949 pszPrefix, pCtx->fpu.FPUIP, pszPrefix, pCtx->fpu.CS, pszPrefix, pCtx->fpu.Rsrvd1,
2950 pszPrefix, pCtx->fpu.FPUDP, pszPrefix, pCtx->fpu.DS, pszPrefix, pCtx->fpu.Rsrvd2
2951 );
2952 unsigned iShift = (pCtx->fpu.FSW >> 11) & 7;
2953 for (unsigned iST = 0; iST < RT_ELEMENTS(pCtx->fpu.aRegs); iST++)
2954 {
2955 unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pCtx->fpu.aRegs);
2956 unsigned uTag = pCtx->fpu.FTW & (1 << iFPR) ? 1 : 0;
2957 char chSign = pCtx->fpu.aRegs[0].au16[4] & 0x8000 ? '-' : '+';
2958 unsigned iInteger = (unsigned)(pCtx->fpu.aRegs[0].au64[0] >> 63);
2959 uint64_t u64Fraction = pCtx->fpu.aRegs[0].au64[0] & UINT64_C(0x7fffffffffffffff);
2960 unsigned uExponent = pCtx->fpu.aRegs[0].au16[4] & 0x7fff;
2961 /** @todo This isn't entirenly correct and needs more work! */
2962 pHlp->pfnPrintf(pHlp,
2963 "%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu ^ %u",
2964 pszPrefix, iST, pszPrefix, iFPR,
2965 pCtx->fpu.aRegs[0].au16[4], pCtx->fpu.aRegs[0].au32[1], pCtx->fpu.aRegs[0].au32[0],
2966 uTag, chSign, iInteger, u64Fraction, uExponent);
2967 if (pCtx->fpu.aRegs[0].au16[5] || pCtx->fpu.aRegs[0].au16[6] || pCtx->fpu.aRegs[0].au16[7])
2968 pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
2969 pCtx->fpu.aRegs[0].au16[5], pCtx->fpu.aRegs[0].au16[6], pCtx->fpu.aRegs[0].au16[7]);
2970 else
2971 pHlp->pfnPrintf(pHlp, "\n");
2972 }
2973 for (unsigned iXMM = 0; iXMM < RT_ELEMENTS(pCtx->fpu.aXMM); iXMM++)
2974 pHlp->pfnPrintf(pHlp,
2975 iXMM & 1
2976 ? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
2977 : "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
2978 pszPrefix, iXMM, iXMM < 10 ? " " : "",
2979 pCtx->fpu.aXMM[iXMM].au32[3],
2980 pCtx->fpu.aXMM[iXMM].au32[2],
2981 pCtx->fpu.aXMM[iXMM].au32[1],
2982 pCtx->fpu.aXMM[iXMM].au32[0]);
2983 for (unsigned i = 0; i < RT_ELEMENTS(pCtx->fpu.au32RsrvdRest); i++)
2984 if (pCtx->fpu.au32RsrvdRest[i])
2985 pHlp->pfnPrintf(pHlp, "%sRsrvdRest[i]=%RX32 (offset=%#x)\n",
2986 pszPrefix, i, pCtx->fpu.au32RsrvdRest[i], RT_OFFSETOF(X86FXSTATE, au32RsrvdRest[i]) );
2987
2988 pHlp->pfnPrintf(pHlp,
2989 "%sEFER =%016RX64\n"
2990 "%sPAT =%016RX64\n"
2991 "%sSTAR =%016RX64\n"
2992 "%sCSTAR =%016RX64\n"
2993 "%sLSTAR =%016RX64\n"
2994 "%sSFMASK =%016RX64\n"
2995 "%sKERNELGSBASE =%016RX64\n",
2996 pszPrefix, pCtx->msrEFER,
2997 pszPrefix, pCtx->msrPAT,
2998 pszPrefix, pCtx->msrSTAR,
2999 pszPrefix, pCtx->msrCSTAR,
3000 pszPrefix, pCtx->msrLSTAR,
3001 pszPrefix, pCtx->msrSFMASK,
3002 pszPrefix, pCtx->msrKERNELGSBASE);
3003 break;
3004 }
3005}
3006
3007
3008/**
3009 * Display all cpu states and any other cpum info.
3010 *
3011 * @param pVM Pointer to the VM.
3012 * @param pHlp The info helper functions.
3013 * @param pszArgs Arguments, ignored.
3014 */
3015static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3016{
3017 cpumR3InfoGuest(pVM, pHlp, pszArgs);
3018 cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
3019 cpumR3InfoHyper(pVM, pHlp, pszArgs);
3020 cpumR3InfoHost(pVM, pHlp, pszArgs);
3021}
3022
3023
3024/**
3025 * Parses the info argument.
3026 *
3027 * The argument starts with 'verbose', 'terse' or 'default' and then
3028 * continues with the comment string.
3029 *
3030 * @param pszArgs The pointer to the argument string.
3031 * @param penmType Where to store the dump type request.
3032 * @param ppszComment Where to store the pointer to the comment string.
3033 */
3034static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
3035{
3036 if (!pszArgs)
3037 {
3038 *penmType = CPUMDUMPTYPE_DEFAULT;
3039 *ppszComment = "";
3040 }
3041 else
3042 {
3043 if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
3044 {
3045 pszArgs += 7;
3046 *penmType = CPUMDUMPTYPE_VERBOSE;
3047 }
3048 else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
3049 {
3050 pszArgs += 5;
3051 *penmType = CPUMDUMPTYPE_TERSE;
3052 }
3053 else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
3054 {
3055 pszArgs += 7;
3056 *penmType = CPUMDUMPTYPE_DEFAULT;
3057 }
3058 else
3059 *penmType = CPUMDUMPTYPE_DEFAULT;
3060 *ppszComment = RTStrStripL(pszArgs);
3061 }
3062}
3063
3064
3065/**
3066 * Display the guest cpu state.
3067 *
3068 * @param pVM Pointer to the VM.
3069 * @param pHlp The info helper functions.
3070 * @param pszArgs Arguments, ignored.
3071 */
3072static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3073{
3074 CPUMDUMPTYPE enmType;
3075 const char *pszComment;
3076 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3077
3078 /* @todo SMP support! */
3079 PVMCPU pVCpu = VMMGetCpu(pVM);
3080 if (!pVCpu)
3081 pVCpu = &pVM->aCpus[0];
3082
3083 pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
3084
3085 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3086 cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
3087}
3088
3089
3090/**
3091 * Display the current guest instruction
3092 *
3093 * @param pVM Pointer to the VM.
3094 * @param pHlp The info helper functions.
3095 * @param pszArgs Arguments, ignored.
3096 */
3097static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3098{
3099 NOREF(pszArgs);
3100
3101 /** @todo SMP support! */
3102 PVMCPU pVCpu = VMMGetCpu(pVM);
3103 if (!pVCpu)
3104 pVCpu = &pVM->aCpus[0];
3105
3106 char szInstruction[256];
3107 szInstruction[0] = '\0';
3108 DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
3109 pHlp->pfnPrintf(pHlp, "\nCPUM: %s\n\n", szInstruction);
3110}
3111
3112
3113/**
3114 * Display the hypervisor cpu state.
3115 *
3116 * @param pVM Pointer to the VM.
3117 * @param pHlp The info helper functions.
3118 * @param pszArgs Arguments, ignored.
3119 */
3120static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3121{
3122 CPUMDUMPTYPE enmType;
3123 const char *pszComment;
3124 /* @todo SMP */
3125 PVMCPU pVCpu = &pVM->aCpus[0];
3126
3127 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3128 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
3129 cpumR3InfoOne(pVM, &pVCpu->cpum.s.Hyper, CPUMCTX2CORE(&pVCpu->cpum.s.Hyper), pHlp, enmType, ".");
3130 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
3131}
3132
3133
3134/**
3135 * Display the host cpu state.
3136 *
3137 * @param pVM Pointer to the VM.
3138 * @param pHlp The info helper functions.
3139 * @param pszArgs Arguments, ignored.
3140 */
3141static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3142{
3143 CPUMDUMPTYPE enmType;
3144 const char *pszComment;
3145 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3146 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
3147
3148 /*
3149 * Format the EFLAGS.
3150 */
3151 /* @todo SMP */
3152 PCPUMHOSTCTX pCtx = &pVM->aCpus[0].cpum.s.Host;
3153#if HC_ARCH_BITS == 32
3154 uint32_t efl = pCtx->eflags.u32;
3155#else
3156 uint64_t efl = pCtx->rflags;
3157#endif
3158 char szEFlags[80];
3159 cpumR3InfoFormatFlags(&szEFlags[0], efl);
3160
3161 /*
3162 * Format the registers.
3163 */
3164#if HC_ARCH_BITS == 32
3165# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
3166 if (!(pCtx->efer & MSR_K6_EFER_LMA))
3167# endif
3168 {
3169 pHlp->pfnPrintf(pHlp,
3170 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
3171 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
3172 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
3173 "cr0=%08RX64 cr2=xxxxxxxx cr3=%08RX64 cr4=%08RX64 gdtr=%08x:%04x ldtr=%04x\n"
3174 "dr[0]=%08RX64 dr[1]=%08RX64x dr[2]=%08RX64 dr[3]=%08RX64x dr[6]=%08RX64 dr[7]=%08RX64\n"
3175 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
3176 ,
3177 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
3178 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
3179 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
3180 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
3181 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
3182 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->ldtr,
3183 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3184 }
3185# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
3186 else
3187# endif
3188#endif
3189#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
3190 {
3191 pHlp->pfnPrintf(pHlp,
3192 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
3193 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
3194 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
3195 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
3196 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
3197 "r14=%016RX64 r15=%016RX64\n"
3198 "iopl=%d %31s\n"
3199 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
3200 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
3201 "cr4=%016RX64 ldtr=%04x tr=%04x\n"
3202 "dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
3203 "dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
3204 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
3205 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
3206 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
3207 ,
3208 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
3209 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
3210 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
3211 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
3212 pCtx->r11, pCtx->r12, pCtx->r13,
3213 pCtx->r14, pCtx->r15,
3214 X86_EFL_GET_IOPL(efl), szEFlags,
3215 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
3216 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
3217 pCtx->cr4, pCtx->ldtr, pCtx->tr,
3218 pCtx->dr0, pCtx->dr1, pCtx->dr2,
3219 pCtx->dr3, pCtx->dr6, pCtx->dr7,
3220 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
3221 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
3222 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
3223 }
3224#endif
3225}
3226
3227
3228/**
3229 * Get L1 cache / TLS associativity.
3230 */
3231static const char *getCacheAss(unsigned u, char *pszBuf)
3232{
3233 if (u == 0)
3234 return "res0 ";
3235 if (u == 1)
3236 return "direct";
3237 if (u == 255)
3238 return "fully";
3239 if (u >= 256)
3240 return "???";
3241
3242 RTStrPrintf(pszBuf, 16, "%d way", u);
3243 return pszBuf;
3244}
3245
3246
3247/**
3248 * Get L2 cache associativity.
3249 */
3250const char *getL2CacheAss(unsigned u)
3251{
3252 switch (u)
3253 {
3254 case 0: return "off ";
3255 case 1: return "direct";
3256 case 2: return "2 way ";
3257 case 3: return "res3 ";
3258 case 4: return "4 way ";
3259 case 5: return "res5 ";
3260 case 6: return "8 way ";
3261 case 7: return "res7 ";
3262 case 8: return "16 way";
3263 case 9: return "res9 ";
3264 case 10: return "res10 ";
3265 case 11: return "res11 ";
3266 case 12: return "res12 ";
3267 case 13: return "res13 ";
3268 case 14: return "res14 ";
3269 case 15: return "fully ";
3270 default: return "????";
3271 }
3272}
3273
3274
3275/**
3276 * Display the guest CpuId leaves.
3277 *
3278 * @param pVM Pointer to the VM.
3279 * @param pHlp The info helper functions.
3280 * @param pszArgs "terse", "default" or "verbose".
3281 */
3282static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3283{
3284 /*
3285 * Parse the argument.
3286 */
3287 unsigned iVerbosity = 1;
3288 if (pszArgs)
3289 {
3290 pszArgs = RTStrStripL(pszArgs);
3291 if (!strcmp(pszArgs, "terse"))
3292 iVerbosity--;
3293 else if (!strcmp(pszArgs, "verbose"))
3294 iVerbosity++;
3295 }
3296
3297 /*
3298 * Start cracking.
3299 */
3300 CPUMCPUID Host;
3301 CPUMCPUID Guest;
3302 unsigned cStdMax = pVM->cpum.s.aGuestCpuIdStd[0].eax;
3303
3304 uint32_t cStdHstMax;
3305 uint32_t dummy;
3306 ASMCpuId_Idx_ECX(0, 0, &cStdHstMax, &dummy, &dummy, &dummy);
3307
3308 unsigned cStdLstMax = RT_MAX(RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd), cStdHstMax);
3309
3310 pHlp->pfnPrintf(pHlp,
3311 " RAW Standard CPUIDs\n"
3312 " Function eax ebx ecx edx\n");
3313 for (unsigned i = 0; i <= cStdLstMax ; i++)
3314 {
3315 if (i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
3316 {
3317 Guest = pVM->cpum.s.aGuestCpuIdStd[i];
3318 ASMCpuId_Idx_ECX(i, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3319
3320 pHlp->pfnPrintf(pHlp,
3321 "Gst: %08x %08x %08x %08x %08x%s\n"
3322 "Hst: %08x %08x %08x %08x\n",
3323 i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
3324 i <= cStdMax ? "" : "*",
3325 Host.eax, Host.ebx, Host.ecx, Host.edx);
3326 }
3327 else
3328 {
3329 ASMCpuId_Idx_ECX(i, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3330
3331 pHlp->pfnPrintf(pHlp,
3332 "Hst: %08x %08x %08x %08x %08x\n",
3333 i, Host.eax, Host.ebx, Host.ecx, Host.edx);
3334 }
3335 }
3336
3337 /*
3338 * If verbose, decode it.
3339 */
3340 if (iVerbosity)
3341 {
3342 Guest = pVM->cpum.s.aGuestCpuIdStd[0];
3343 pHlp->pfnPrintf(pHlp,
3344 "Name: %.04s%.04s%.04s\n"
3345 "Supports: 0-%x\n",
3346 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
3347 }
3348
3349 /*
3350 * Get Features.
3351 */
3352 bool const fIntel = ASMIsIntelCpuEx(pVM->cpum.s.aGuestCpuIdStd[0].ebx,
3353 pVM->cpum.s.aGuestCpuIdStd[0].ecx,
3354 pVM->cpum.s.aGuestCpuIdStd[0].edx);
3355 if (cStdMax >= 1 && iVerbosity)
3356 {
3357 static const char * const s_apszTypes[4] = { "primary", "overdrive", "MP", "reserved" };
3358
3359 Guest = pVM->cpum.s.aGuestCpuIdStd[1];
3360 uint32_t uEAX = Guest.eax;
3361
3362 pHlp->pfnPrintf(pHlp,
3363 "Family: %d \tExtended: %d \tEffective: %d\n"
3364 "Model: %d \tExtended: %d \tEffective: %d\n"
3365 "Stepping: %d\n"
3366 "Type: %d (%s)\n"
3367 "APIC ID: %#04x\n"
3368 "Logical CPUs: %d\n"
3369 "CLFLUSH Size: %d\n"
3370 "Brand ID: %#04x\n",
3371 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
3372 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
3373 ASMGetCpuStepping(uEAX),
3374 (uEAX >> 12) & 3, s_apszTypes[(uEAX >> 12) & 3],
3375 (Guest.ebx >> 24) & 0xff,
3376 (Guest.ebx >> 16) & 0xff,
3377 (Guest.ebx >> 8) & 0xff,
3378 (Guest.ebx >> 0) & 0xff);
3379 if (iVerbosity == 1)
3380 {
3381 uint32_t uEDX = Guest.edx;
3382 pHlp->pfnPrintf(pHlp, "Features EDX: ");
3383 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
3384 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
3385 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
3386 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
3387 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
3388 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
3389 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
3390 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
3391 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
3392 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
3393 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
3394 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SEP");
3395 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
3396 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
3397 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
3398 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
3399 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
3400 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
3401 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " PSN");
3402 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " CLFSH");
3403 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " 20");
3404 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " DS");
3405 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ACPI");
3406 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
3407 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
3408 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " SSE");
3409 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " SSE2");
3410 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " SS");
3411 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " HTT");
3412 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " TM");
3413 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
3414 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " PBE");
3415 pHlp->pfnPrintf(pHlp, "\n");
3416
3417 uint32_t uECX = Guest.ecx;
3418 pHlp->pfnPrintf(pHlp, "Features ECX: ");
3419 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " SSE3");
3420 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " PCLMUL");
3421 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DTES64");
3422 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " MONITOR");
3423 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " DS-CPL");
3424 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " VMX");
3425 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " SMX");
3426 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " EST");
3427 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " TM2");
3428 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " SSSE3");
3429 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " CNXT-ID");
3430 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " 11");
3431 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " FMA");
3432 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " CX16");
3433 if (uECX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " TPRUPDATE");
3434 if (uECX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " PDCM");
3435 if (uECX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " 16");
3436 if (uECX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PCID");
3437 if (uECX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " DCA");
3438 if (uECX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " SSE4.1");
3439 if (uECX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " SSE4.2");
3440 if (uECX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " X2APIC");
3441 if (uECX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " MOVBE");
3442 if (uECX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " POPCNT");
3443 if (uECX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " TSCDEADL");
3444 if (uECX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " AES");
3445 if (uECX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " XSAVE");
3446 if (uECX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " OSXSAVE");
3447 if (uECX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " AVX");
3448 if (uECX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " 29");
3449 if (uECX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
3450 if (uECX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " 31");
3451 pHlp->pfnPrintf(pHlp, "\n");
3452 }
3453 else
3454 {
3455 ASMCpuId(1, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3456
3457 X86CPUIDFEATEDX EdxHost = *(PX86CPUIDFEATEDX)&Host.edx;
3458 X86CPUIDFEATECX EcxHost = *(PX86CPUIDFEATECX)&Host.ecx;
3459 X86CPUIDFEATEDX EdxGuest = *(PX86CPUIDFEATEDX)&Guest.edx;
3460 X86CPUIDFEATECX EcxGuest = *(PX86CPUIDFEATECX)&Guest.ecx;
3461
3462 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
3463 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", EdxGuest.u1FPU, EdxHost.u1FPU);
3464 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", EdxGuest.u1VME, EdxHost.u1VME);
3465 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", EdxGuest.u1DE, EdxHost.u1DE);
3466 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", EdxGuest.u1PSE, EdxHost.u1PSE);
3467 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", EdxGuest.u1TSC, EdxHost.u1TSC);
3468 pHlp->pfnPrintf(pHlp, "MSR - Model Specific Registers = %d (%d)\n", EdxGuest.u1MSR, EdxHost.u1MSR);
3469 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", EdxGuest.u1PAE, EdxHost.u1PAE);
3470 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", EdxGuest.u1MCE, EdxHost.u1MCE);
3471 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", EdxGuest.u1CX8, EdxHost.u1CX8);
3472 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", EdxGuest.u1APIC, EdxHost.u1APIC);
3473 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", EdxGuest.u1Reserved1, EdxHost.u1Reserved1);
3474 pHlp->pfnPrintf(pHlp, "SEP - SYSENTER and SYSEXIT = %d (%d)\n", EdxGuest.u1SEP, EdxHost.u1SEP);
3475 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", EdxGuest.u1MTRR, EdxHost.u1MTRR);
3476 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", EdxGuest.u1PGE, EdxHost.u1PGE);
3477 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", EdxGuest.u1MCA, EdxHost.u1MCA);
3478 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", EdxGuest.u1CMOV, EdxHost.u1CMOV);
3479 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", EdxGuest.u1PAT, EdxHost.u1PAT);
3480 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", EdxGuest.u1PSE36, EdxHost.u1PSE36);
3481 pHlp->pfnPrintf(pHlp, "PSN - Processor Serial Number = %d (%d)\n", EdxGuest.u1PSN, EdxHost.u1PSN);
3482 pHlp->pfnPrintf(pHlp, "CLFSH - CLFLUSH Instruction. = %d (%d)\n", EdxGuest.u1CLFSH, EdxHost.u1CLFSH);
3483 pHlp->pfnPrintf(pHlp, "20 - Reserved = %d (%d)\n", EdxGuest.u1Reserved2, EdxHost.u1Reserved2);
3484 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", EdxGuest.u1DS, EdxHost.u1DS);
3485 pHlp->pfnPrintf(pHlp, "ACPI - Thermal Mon. & Soft. Clock Ctrl.= %d (%d)\n", EdxGuest.u1ACPI, EdxHost.u1ACPI);
3486 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", EdxGuest.u1MMX, EdxHost.u1MMX);
3487 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", EdxGuest.u1FXSR, EdxHost.u1FXSR);
3488 pHlp->pfnPrintf(pHlp, "SSE - SSE Support = %d (%d)\n", EdxGuest.u1SSE, EdxHost.u1SSE);
3489 pHlp->pfnPrintf(pHlp, "SSE2 - SSE2 Support = %d (%d)\n", EdxGuest.u1SSE2, EdxHost.u1SSE2);
3490 pHlp->pfnPrintf(pHlp, "SS - Self Snoop = %d (%d)\n", EdxGuest.u1SS, EdxHost.u1SS);
3491 pHlp->pfnPrintf(pHlp, "HTT - Hyper-Threading Technology = %d (%d)\n", EdxGuest.u1HTT, EdxHost.u1HTT);
3492 pHlp->pfnPrintf(pHlp, "TM - Thermal Monitor = %d (%d)\n", EdxGuest.u1TM, EdxHost.u1TM);
3493 pHlp->pfnPrintf(pHlp, "30 - Reserved = %d (%d)\n", EdxGuest.u1Reserved3, EdxHost.u1Reserved3);
3494 pHlp->pfnPrintf(pHlp, "PBE - Pending Break Enable = %d (%d)\n", EdxGuest.u1PBE, EdxHost.u1PBE);
3495
3496 pHlp->pfnPrintf(pHlp, "Supports SSE3 = %d (%d)\n", EcxGuest.u1SSE3, EcxHost.u1SSE3);
3497 pHlp->pfnPrintf(pHlp, "PCLMULQDQ = %d (%d)\n", EcxGuest.u1PCLMULQDQ, EcxHost.u1PCLMULQDQ);
3498 pHlp->pfnPrintf(pHlp, "DS Area 64-bit layout = %d (%d)\n", EcxGuest.u1DTE64, EcxHost.u1DTE64);
3499 pHlp->pfnPrintf(pHlp, "Supports MONITOR/MWAIT = %d (%d)\n", EcxGuest.u1Monitor, EcxHost.u1Monitor);
3500 pHlp->pfnPrintf(pHlp, "CPL-DS - CPL Qualified Debug Store = %d (%d)\n", EcxGuest.u1CPLDS, EcxHost.u1CPLDS);
3501 pHlp->pfnPrintf(pHlp, "VMX - Virtual Machine Technology = %d (%d)\n", EcxGuest.u1VMX, EcxHost.u1VMX);
3502 pHlp->pfnPrintf(pHlp, "SMX - Safer Mode Extensions = %d (%d)\n", EcxGuest.u1SMX, EcxHost.u1SMX);
3503 pHlp->pfnPrintf(pHlp, "Enhanced SpeedStep Technology = %d (%d)\n", EcxGuest.u1EST, EcxHost.u1EST);
3504 pHlp->pfnPrintf(pHlp, "Terminal Monitor 2 = %d (%d)\n", EcxGuest.u1TM2, EcxHost.u1TM2);
3505 pHlp->pfnPrintf(pHlp, "Supplemental SSE3 instructions = %d (%d)\n", EcxGuest.u1SSSE3, EcxHost.u1SSSE3);
3506 pHlp->pfnPrintf(pHlp, "L1 Context ID = %d (%d)\n", EcxGuest.u1CNTXID, EcxHost.u1CNTXID);
3507 pHlp->pfnPrintf(pHlp, "11 - Reserved = %d (%d)\n", EcxGuest.u1Reserved1, EcxHost.u1Reserved1);
3508 pHlp->pfnPrintf(pHlp, "FMA extensions using YMM state = %d (%d)\n", EcxGuest.u1FMA, EcxHost.u1FMA);
3509 pHlp->pfnPrintf(pHlp, "CMPXCHG16B instruction = %d (%d)\n", EcxGuest.u1CX16, EcxHost.u1CX16);
3510 pHlp->pfnPrintf(pHlp, "xTPR Update Control = %d (%d)\n", EcxGuest.u1TPRUpdate, EcxHost.u1TPRUpdate);
3511 pHlp->pfnPrintf(pHlp, "Perf/Debug Capability MSR = %d (%d)\n", EcxGuest.u1PDCM, EcxHost.u1PDCM);
3512 pHlp->pfnPrintf(pHlp, "16 - Reserved = %d (%d)\n", EcxGuest.u1Reserved2, EcxHost.u1Reserved2);
3513 pHlp->pfnPrintf(pHlp, "PCID - Process-context identifiers = %d (%d)\n", EcxGuest.u1PCID, EcxHost.u1PCID);
3514 pHlp->pfnPrintf(pHlp, "DCA - Direct Cache Access = %d (%d)\n", EcxGuest.u1DCA, EcxHost.u1DCA);
3515 pHlp->pfnPrintf(pHlp, "SSE4.1 instruction extensions = %d (%d)\n", EcxGuest.u1SSE4_1, EcxHost.u1SSE4_1);
3516 pHlp->pfnPrintf(pHlp, "SSE4.2 instruction extensions = %d (%d)\n", EcxGuest.u1SSE4_2, EcxHost.u1SSE4_2);
3517 pHlp->pfnPrintf(pHlp, "Supports the x2APIC extensions = %d (%d)\n", EcxGuest.u1x2APIC, EcxHost.u1x2APIC);
3518 pHlp->pfnPrintf(pHlp, "MOVBE instruction = %d (%d)\n", EcxGuest.u1MOVBE, EcxHost.u1MOVBE);
3519 pHlp->pfnPrintf(pHlp, "POPCNT instruction = %d (%d)\n", EcxGuest.u1POPCNT, EcxHost.u1POPCNT);
3520 pHlp->pfnPrintf(pHlp, "TSC-Deadline LAPIC timer mode = %d (%d)\n", EcxGuest.u1TSCDEADLINE,EcxHost.u1TSCDEADLINE);
3521 pHlp->pfnPrintf(pHlp, "AESNI instruction extensions = %d (%d)\n", EcxGuest.u1AES, EcxHost.u1AES);
3522 pHlp->pfnPrintf(pHlp, "XSAVE/XRSTOR extended state feature = %d (%d)\n", EcxGuest.u1XSAVE, EcxHost.u1XSAVE);
3523 pHlp->pfnPrintf(pHlp, "Supports OSXSAVE = %d (%d)\n", EcxGuest.u1OSXSAVE, EcxHost.u1OSXSAVE);
3524 pHlp->pfnPrintf(pHlp, "AVX instruction extensions = %d (%d)\n", EcxGuest.u1AVX, EcxHost.u1AVX);
3525 pHlp->pfnPrintf(pHlp, "29/30 - Reserved = %#x (%#x)\n",EcxGuest.u2Reserved3, EcxHost.u2Reserved3);
3526 pHlp->pfnPrintf(pHlp, "Hypervisor Present (we're a guest) = %d (%d)\n", EcxGuest.u1HVP, EcxHost.u1HVP);
3527 }
3528 }
3529 if (cStdMax >= 2 && iVerbosity)
3530 {
3531 /** @todo */
3532 }
3533
3534 /*
3535 * Extended.
3536 * Implemented after AMD specs.
3537 */
3538 unsigned cExtMax = pVM->cpum.s.aGuestCpuIdExt[0].eax & 0xffff;
3539
3540 pHlp->pfnPrintf(pHlp,
3541 "\n"
3542 " RAW Extended CPUIDs\n"
3543 " Function eax ebx ecx edx\n");
3544 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt); i++)
3545 {
3546 Guest = pVM->cpum.s.aGuestCpuIdExt[i];
3547 ASMCpuId(0x80000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3548
3549 pHlp->pfnPrintf(pHlp,
3550 "Gst: %08x %08x %08x %08x %08x%s\n"
3551 "Hst: %08x %08x %08x %08x\n",
3552 0x80000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
3553 i <= cExtMax ? "" : "*",
3554 Host.eax, Host.ebx, Host.ecx, Host.edx);
3555 }
3556
3557 /*
3558 * Understandable output
3559 */
3560 if (iVerbosity)
3561 {
3562 Guest = pVM->cpum.s.aGuestCpuIdExt[0];
3563 pHlp->pfnPrintf(pHlp,
3564 "Ext Name: %.4s%.4s%.4s\n"
3565 "Ext Supports: 0x80000000-%#010x\n",
3566 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
3567 }
3568
3569 if (iVerbosity && cExtMax >= 1)
3570 {
3571 Guest = pVM->cpum.s.aGuestCpuIdExt[1];
3572 uint32_t uEAX = Guest.eax;
3573 pHlp->pfnPrintf(pHlp,
3574 "Family: %d \tExtended: %d \tEffective: %d\n"
3575 "Model: %d \tExtended: %d \tEffective: %d\n"
3576 "Stepping: %d\n"
3577 "Brand ID: %#05x\n",
3578 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
3579 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
3580 ASMGetCpuStepping(uEAX),
3581 Guest.ebx & 0xfff);
3582
3583 if (iVerbosity == 1)
3584 {
3585 uint32_t uEDX = Guest.edx;
3586 pHlp->pfnPrintf(pHlp, "Features EDX: ");
3587 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
3588 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
3589 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
3590 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
3591 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
3592 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
3593 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
3594 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
3595 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
3596 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
3597 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
3598 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SCR");
3599 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
3600 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
3601 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
3602 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
3603 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
3604 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
3605 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " 18");
3606 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " 19");
3607 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " NX");
3608 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " 21");
3609 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ExtMMX");
3610 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
3611 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
3612 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " FastFXSR");
3613 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " Page1GB");
3614 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " RDTSCP");
3615 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " 28");
3616 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " LongMode");
3617 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " Ext3DNow");
3618 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " 3DNow");
3619 pHlp->pfnPrintf(pHlp, "\n");
3620
3621 uint32_t uECX = Guest.ecx;
3622 pHlp->pfnPrintf(pHlp, "Features ECX: ");
3623 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " LAHF/SAHF");
3624 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " CMPL");
3625 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " SVM");
3626 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " ExtAPIC");
3627 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " CR8L");
3628 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " ABM");
3629 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " SSE4A");
3630 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MISALNSSE");
3631 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " 3DNOWPRF");
3632 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " OSVW");
3633 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " IBS");
3634 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SSE5");
3635 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " SKINIT");
3636 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " WDT");
3637 for (unsigned iBit = 5; iBit < 32; iBit++)
3638 if (uECX & RT_BIT(iBit))
3639 pHlp->pfnPrintf(pHlp, " %d", iBit);
3640 pHlp->pfnPrintf(pHlp, "\n");
3641 }
3642 else
3643 {
3644 ASMCpuId(0x80000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3645
3646 uint32_t uEdxGst = Guest.edx;
3647 uint32_t uEdxHst = Host.edx;
3648 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
3649 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
3650 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
3651 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
3652 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
3653 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
3654 pHlp->pfnPrintf(pHlp, "MSR - K86 Model Specific Registers = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
3655 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
3656 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
3657 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
3658 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
3659 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
3660 pHlp->pfnPrintf(pHlp, "SEP - SYSCALL and SYSRET = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
3661 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
3662 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
3663 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", !!(uEdxGst & RT_BIT(14)), !!(uEdxHst & RT_BIT(14)));
3664 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(15)), !!(uEdxHst & RT_BIT(15)));
3665 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", !!(uEdxGst & RT_BIT(16)), !!(uEdxHst & RT_BIT(16)));
3666 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", !!(uEdxGst & RT_BIT(17)), !!(uEdxHst & RT_BIT(17)));
3667 pHlp->pfnPrintf(pHlp, "18 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(18)), !!(uEdxHst & RT_BIT(18)));
3668 pHlp->pfnPrintf(pHlp, "19 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(19)), !!(uEdxHst & RT_BIT(19)));
3669 pHlp->pfnPrintf(pHlp, "NX - No-Execute Page Protection = %d (%d)\n", !!(uEdxGst & RT_BIT(20)), !!(uEdxHst & RT_BIT(20)));
3670 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", !!(uEdxGst & RT_BIT(21)), !!(uEdxHst & RT_BIT(21)));
3671 pHlp->pfnPrintf(pHlp, "AXMMX - AMD Extensions to MMX Instr. = %d (%d)\n", !!(uEdxGst & RT_BIT(22)), !!(uEdxHst & RT_BIT(22)));
3672 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", !!(uEdxGst & RT_BIT(23)), !!(uEdxHst & RT_BIT(23)));
3673 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(24)), !!(uEdxHst & RT_BIT(24)));
3674 pHlp->pfnPrintf(pHlp, "25 - AMD fast FXSAVE and FXRSTOR Instr.= %d (%d)\n", !!(uEdxGst & RT_BIT(25)), !!(uEdxHst & RT_BIT(25)));
3675 pHlp->pfnPrintf(pHlp, "26 - 1 GB large page support = %d (%d)\n", !!(uEdxGst & RT_BIT(26)), !!(uEdxHst & RT_BIT(26)));
3676 pHlp->pfnPrintf(pHlp, "27 - RDTSCP instruction = %d (%d)\n", !!(uEdxGst & RT_BIT(27)), !!(uEdxHst & RT_BIT(27)));
3677 pHlp->pfnPrintf(pHlp, "28 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(28)), !!(uEdxHst & RT_BIT(28)));
3678 pHlp->pfnPrintf(pHlp, "29 - AMD Long Mode = %d (%d)\n", !!(uEdxGst & RT_BIT(29)), !!(uEdxHst & RT_BIT(29)));
3679 pHlp->pfnPrintf(pHlp, "30 - AMD Extensions to 3DNow! = %d (%d)\n", !!(uEdxGst & RT_BIT(30)), !!(uEdxHst & RT_BIT(30)));
3680 pHlp->pfnPrintf(pHlp, "31 - AMD 3DNow! = %d (%d)\n", !!(uEdxGst & RT_BIT(31)), !!(uEdxHst & RT_BIT(31)));
3681
3682 uint32_t uEcxGst = Guest.ecx;
3683 uint32_t uEcxHst = Host.ecx;
3684 pHlp->pfnPrintf(pHlp, "LahfSahf - LAHF/SAHF in 64-bit mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 0)), !!(uEcxHst & RT_BIT( 0)));
3685 pHlp->pfnPrintf(pHlp, "CmpLegacy - Core MP legacy mode (depr) = %d (%d)\n", !!(uEcxGst & RT_BIT( 1)), !!(uEcxHst & RT_BIT( 1)));
3686 pHlp->pfnPrintf(pHlp, "SVM - AMD VM Extensions = %d (%d)\n", !!(uEcxGst & RT_BIT( 2)), !!(uEcxHst & RT_BIT( 2)));
3687 pHlp->pfnPrintf(pHlp, "APIC registers starting at 0x400 = %d (%d)\n", !!(uEcxGst & RT_BIT( 3)), !!(uEcxHst & RT_BIT( 3)));
3688 pHlp->pfnPrintf(pHlp, "AltMovCR8 - LOCK MOV CR0 means MOV CR8 = %d (%d)\n", !!(uEcxGst & RT_BIT( 4)), !!(uEcxHst & RT_BIT( 4)));
3689 pHlp->pfnPrintf(pHlp, "5 - Advanced bit manipulation = %d (%d)\n", !!(uEcxGst & RT_BIT( 5)), !!(uEcxHst & RT_BIT( 5)));
3690 pHlp->pfnPrintf(pHlp, "6 - SSE4A instruction support = %d (%d)\n", !!(uEcxGst & RT_BIT( 6)), !!(uEcxHst & RT_BIT( 6)));
3691 pHlp->pfnPrintf(pHlp, "7 - Misaligned SSE mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 7)), !!(uEcxHst & RT_BIT( 7)));
3692 pHlp->pfnPrintf(pHlp, "8 - PREFETCH and PREFETCHW instruction= %d (%d)\n", !!(uEcxGst & RT_BIT( 8)), !!(uEcxHst & RT_BIT( 8)));
3693 pHlp->pfnPrintf(pHlp, "9 - OS visible workaround = %d (%d)\n", !!(uEcxGst & RT_BIT( 9)), !!(uEcxHst & RT_BIT( 9)));
3694 pHlp->pfnPrintf(pHlp, "10 - Instruction based sampling = %d (%d)\n", !!(uEcxGst & RT_BIT(10)), !!(uEcxHst & RT_BIT(10)));
3695 pHlp->pfnPrintf(pHlp, "11 - SSE5 support = %d (%d)\n", !!(uEcxGst & RT_BIT(11)), !!(uEcxHst & RT_BIT(11)));
3696 pHlp->pfnPrintf(pHlp, "12 - SKINIT, STGI, and DEV support = %d (%d)\n", !!(uEcxGst & RT_BIT(12)), !!(uEcxHst & RT_BIT(12)));
3697 pHlp->pfnPrintf(pHlp, "13 - Watchdog timer support. = %d (%d)\n", !!(uEcxGst & RT_BIT(13)), !!(uEcxHst & RT_BIT(13)));
3698 pHlp->pfnPrintf(pHlp, "31:14 - Reserved = %#x (%#x)\n", uEcxGst >> 14, uEcxHst >> 14);
3699 }
3700 }
3701
3702 if (iVerbosity && cExtMax >= 2)
3703 {
3704 char szString[4*4*3+1] = {0};
3705 uint32_t *pu32 = (uint32_t *)szString;
3706 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].eax;
3707 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ebx;
3708 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ecx;
3709 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].edx;
3710 if (cExtMax >= 3)
3711 {
3712 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].eax;
3713 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ebx;
3714 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ecx;
3715 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].edx;
3716 }
3717 if (cExtMax >= 4)
3718 {
3719 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].eax;
3720 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ebx;
3721 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ecx;
3722 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].edx;
3723 }
3724 pHlp->pfnPrintf(pHlp, "Full Name: %s\n", szString);
3725 }
3726
3727 if (iVerbosity && cExtMax >= 5)
3728 {
3729 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[5].eax;
3730 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[5].ebx;
3731 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[5].ecx;
3732 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[5].edx;
3733 char sz1[32];
3734 char sz2[32];
3735
3736 pHlp->pfnPrintf(pHlp,
3737 "TLB 2/4M Instr/Uni: %s %3d entries\n"
3738 "TLB 2/4M Data: %s %3d entries\n",
3739 getCacheAss((uEAX >> 8) & 0xff, sz1), (uEAX >> 0) & 0xff,
3740 getCacheAss((uEAX >> 24) & 0xff, sz2), (uEAX >> 16) & 0xff);
3741 pHlp->pfnPrintf(pHlp,
3742 "TLB 4K Instr/Uni: %s %3d entries\n"
3743 "TLB 4K Data: %s %3d entries\n",
3744 getCacheAss((uEBX >> 8) & 0xff, sz1), (uEBX >> 0) & 0xff,
3745 getCacheAss((uEBX >> 24) & 0xff, sz2), (uEBX >> 16) & 0xff);
3746 pHlp->pfnPrintf(pHlp, "L1 Instr Cache Line Size: %d bytes\n"
3747 "L1 Instr Cache Lines Per Tag: %d\n"
3748 "L1 Instr Cache Associativity: %s\n"
3749 "L1 Instr Cache Size: %d KB\n",
3750 (uEDX >> 0) & 0xff,
3751 (uEDX >> 8) & 0xff,
3752 getCacheAss((uEDX >> 16) & 0xff, sz1),
3753 (uEDX >> 24) & 0xff);
3754 pHlp->pfnPrintf(pHlp,
3755 "L1 Data Cache Line Size: %d bytes\n"
3756 "L1 Data Cache Lines Per Tag: %d\n"
3757 "L1 Data Cache Associativity: %s\n"
3758 "L1 Data Cache Size: %d KB\n",
3759 (uECX >> 0) & 0xff,
3760 (uECX >> 8) & 0xff,
3761 getCacheAss((uECX >> 16) & 0xff, sz1),
3762 (uECX >> 24) & 0xff);
3763 }
3764
3765 if (iVerbosity && cExtMax >= 6)
3766 {
3767 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[6].eax;
3768 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[6].ebx;
3769 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[6].edx;
3770
3771 pHlp->pfnPrintf(pHlp,
3772 "L2 TLB 2/4M Instr/Uni: %s %4d entries\n"
3773 "L2 TLB 2/4M Data: %s %4d entries\n",
3774 getL2CacheAss((uEAX >> 12) & 0xf), (uEAX >> 0) & 0xfff,
3775 getL2CacheAss((uEAX >> 28) & 0xf), (uEAX >> 16) & 0xfff);
3776 pHlp->pfnPrintf(pHlp,
3777 "L2 TLB 4K Instr/Uni: %s %4d entries\n"
3778 "L2 TLB 4K Data: %s %4d entries\n",
3779 getL2CacheAss((uEBX >> 12) & 0xf), (uEBX >> 0) & 0xfff,
3780 getL2CacheAss((uEBX >> 28) & 0xf), (uEBX >> 16) & 0xfff);
3781 pHlp->pfnPrintf(pHlp,
3782 "L2 Cache Line Size: %d bytes\n"
3783 "L2 Cache Lines Per Tag: %d\n"
3784 "L2 Cache Associativity: %s\n"
3785 "L2 Cache Size: %d KB\n",
3786 (uEDX >> 0) & 0xff,
3787 (uEDX >> 8) & 0xf,
3788 getL2CacheAss((uEDX >> 12) & 0xf),
3789 (uEDX >> 16) & 0xffff);
3790 }
3791
3792 if (iVerbosity && cExtMax >= 7)
3793 {
3794 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[7].edx;
3795
3796 pHlp->pfnPrintf(pHlp, "APM Features: ");
3797 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " TS");
3798 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " FID");
3799 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " VID");
3800 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " TTP");
3801 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TM");
3802 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " STC");
3803 for (unsigned iBit = 6; iBit < 32; iBit++)
3804 if (uEDX & RT_BIT(iBit))
3805 pHlp->pfnPrintf(pHlp, " %d", iBit);
3806 pHlp->pfnPrintf(pHlp, "\n");
3807 }
3808
3809 if (iVerbosity && cExtMax >= 8)
3810 {
3811 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[8].eax;
3812 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[8].ecx;
3813
3814 pHlp->pfnPrintf(pHlp,
3815 "Physical Address Width: %d bits\n"
3816 "Virtual Address Width: %d bits\n"
3817 "Guest Physical Address Width: %d bits\n",
3818 (uEAX >> 0) & 0xff,
3819 (uEAX >> 8) & 0xff,
3820 (uEAX >> 16) & 0xff);
3821 pHlp->pfnPrintf(pHlp,
3822 "Physical Core Count: %d\n",
3823 (uECX >> 0) & 0xff);
3824 }
3825
3826
3827 /*
3828 * Centaur.
3829 */
3830 unsigned cCentaurMax = pVM->cpum.s.aGuestCpuIdCentaur[0].eax & 0xffff;
3831
3832 pHlp->pfnPrintf(pHlp,
3833 "\n"
3834 " RAW Centaur CPUIDs\n"
3835 " Function eax ebx ecx edx\n");
3836 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur); i++)
3837 {
3838 Guest = pVM->cpum.s.aGuestCpuIdCentaur[i];
3839 ASMCpuId(0xc0000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3840
3841 pHlp->pfnPrintf(pHlp,
3842 "Gst: %08x %08x %08x %08x %08x%s\n"
3843 "Hst: %08x %08x %08x %08x\n",
3844 0xc0000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
3845 i <= cCentaurMax ? "" : "*",
3846 Host.eax, Host.ebx, Host.ecx, Host.edx);
3847 }
3848
3849 /*
3850 * Understandable output
3851 */
3852 if (iVerbosity)
3853 {
3854 Guest = pVM->cpum.s.aGuestCpuIdCentaur[0];
3855 pHlp->pfnPrintf(pHlp,
3856 "Centaur Supports: 0xc0000000-%#010x\n",
3857 Guest.eax);
3858 }
3859
3860 if (iVerbosity && cCentaurMax >= 1)
3861 {
3862 ASMCpuId(0xc0000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3863 uint32_t uEdxGst = pVM->cpum.s.aGuestCpuIdExt[1].edx;
3864 uint32_t uEdxHst = Host.edx;
3865
3866 if (iVerbosity == 1)
3867 {
3868 pHlp->pfnPrintf(pHlp, "Centaur Features EDX: ");
3869 if (uEdxGst & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " AIS");
3870 if (uEdxGst & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " AIS-E");
3871 if (uEdxGst & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " RNG");
3872 if (uEdxGst & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " RNG-E");
3873 if (uEdxGst & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " LH");
3874 if (uEdxGst & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " FEMMS");
3875 if (uEdxGst & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " ACE");
3876 if (uEdxGst & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " ACE-E");
3877 /* possibly indicating MM/HE and MM/HE-E on older chips... */
3878 if (uEdxGst & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " ACE2");
3879 if (uEdxGst & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " ACE2-E");
3880 if (uEdxGst & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " PHE");
3881 if (uEdxGst & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " PHE-E");
3882 if (uEdxGst & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " PMM");
3883 if (uEdxGst & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PMM-E");
3884 for (unsigned iBit = 14; iBit < 32; iBit++)
3885 if (uEdxGst & RT_BIT(iBit))
3886 pHlp->pfnPrintf(pHlp, " %d", iBit);
3887 pHlp->pfnPrintf(pHlp, "\n");
3888 }
3889 else
3890 {
3891 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
3892 pHlp->pfnPrintf(pHlp, "AIS - Alternate Instruction Set = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
3893 pHlp->pfnPrintf(pHlp, "AIS-E - AIS enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
3894 pHlp->pfnPrintf(pHlp, "RNG - Random Number Generator = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
3895 pHlp->pfnPrintf(pHlp, "RNG-E - RNG enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
3896 pHlp->pfnPrintf(pHlp, "LH - LongHaul MSR 0000_110Ah = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
3897 pHlp->pfnPrintf(pHlp, "FEMMS - FEMMS = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
3898 pHlp->pfnPrintf(pHlp, "ACE - Advanced Cryptography Engine = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
3899 pHlp->pfnPrintf(pHlp, "ACE-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
3900 /* possibly indicating MM/HE and MM/HE-E on older chips... */
3901 pHlp->pfnPrintf(pHlp, "ACE2 - Advanced Cryptography Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
3902 pHlp->pfnPrintf(pHlp, "ACE2-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
3903 pHlp->pfnPrintf(pHlp, "PHE - Padlock Hash Engine = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
3904 pHlp->pfnPrintf(pHlp, "PHE-E - PHE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
3905 pHlp->pfnPrintf(pHlp, "PMM - Montgomery Multiplier = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
3906 pHlp->pfnPrintf(pHlp, "PMM-E - PMM enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
3907 pHlp->pfnPrintf(pHlp, "14 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(14)), !!(uEdxHst & RT_BIT(14)));
3908 pHlp->pfnPrintf(pHlp, "15 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(15)), !!(uEdxHst & RT_BIT(15)));
3909 pHlp->pfnPrintf(pHlp, "Parallax = %d (%d)\n", !!(uEdxGst & RT_BIT(16)), !!(uEdxHst & RT_BIT(16)));
3910 pHlp->pfnPrintf(pHlp, "Parallax enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(17)), !!(uEdxHst & RT_BIT(17)));
3911 pHlp->pfnPrintf(pHlp, "Overstress = %d (%d)\n", !!(uEdxGst & RT_BIT(18)), !!(uEdxHst & RT_BIT(18)));
3912 pHlp->pfnPrintf(pHlp, "Overstress enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(19)), !!(uEdxHst & RT_BIT(19)));
3913 pHlp->pfnPrintf(pHlp, "TM3 - Temperature Monitoring 3 = %d (%d)\n", !!(uEdxGst & RT_BIT(20)), !!(uEdxHst & RT_BIT(20)));
3914 pHlp->pfnPrintf(pHlp, "TM3-E - TM3 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(21)), !!(uEdxHst & RT_BIT(21)));
3915 pHlp->pfnPrintf(pHlp, "RNG2 - Random Number Generator 2 = %d (%d)\n", !!(uEdxGst & RT_BIT(22)), !!(uEdxHst & RT_BIT(22)));
3916 pHlp->pfnPrintf(pHlp, "RNG2-E - RNG2 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(23)), !!(uEdxHst & RT_BIT(23)));
3917 pHlp->pfnPrintf(pHlp, "24 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(24)), !!(uEdxHst & RT_BIT(24)));
3918 pHlp->pfnPrintf(pHlp, "PHE2 - Padlock Hash Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT(25)), !!(uEdxHst & RT_BIT(25)));
3919 pHlp->pfnPrintf(pHlp, "PHE2-E - PHE2 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(26)), !!(uEdxHst & RT_BIT(26)));
3920 for (unsigned iBit = 27; iBit < 32; iBit++)
3921 if ((uEdxGst | uEdxHst) & RT_BIT(iBit))
3922 pHlp->pfnPrintf(pHlp, "Bit %d = %d (%d)\n", iBit, !!(uEdxGst & RT_BIT(iBit)), !!(uEdxHst & RT_BIT(iBit)));
3923 pHlp->pfnPrintf(pHlp, "\n");
3924 }
3925 }
3926}
3927
3928
3929/**
3930 * Structure used when disassembling and instructions in DBGF.
3931 * This is used so the reader function can get the stuff it needs.
3932 */
3933typedef struct CPUMDISASSTATE
3934{
3935 /** Pointer to the CPU structure. */
3936 PDISCPUSTATE pCpu;
3937 /** Pointer to the VM. */
3938 PVM pVM;
3939 /** Pointer to the VMCPU. */
3940 PVMCPU pVCpu;
3941 /** Pointer to the first byte in the segment. */
3942 RTGCUINTPTR GCPtrSegBase;
3943 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
3944 RTGCUINTPTR GCPtrSegEnd;
3945 /** The size of the segment minus 1. */
3946 RTGCUINTPTR cbSegLimit;
3947 /** Pointer to the current page - R3 Ptr. */
3948 void const *pvPageR3;
3949 /** Pointer to the current page - GC Ptr. */
3950 RTGCPTR pvPageGC;
3951 /** The lock information that PGMPhysReleasePageMappingLock needs. */
3952 PGMPAGEMAPLOCK PageMapLock;
3953 /** Whether the PageMapLock is valid or not. */
3954 bool fLocked;
3955 /** 64 bits mode or not. */
3956 bool f64Bits;
3957} CPUMDISASSTATE, *PCPUMDISASSTATE;
3958
3959
3960/**
3961 * @callback_method_impl{FNDISREADBYTES}
3962 */
3963static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
3964{
3965 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
3966 for (;;)
3967 {
3968 RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
3969
3970 /*
3971 * Need to update the page translation?
3972 */
3973 if ( !pState->pvPageR3
3974 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
3975 {
3976 int rc = VINF_SUCCESS;
3977
3978 /* translate the address */
3979 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
3980 if ( !HMIsEnabled(pState->pVM)
3981 && MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
3982 {
3983 pState->pvPageR3 = MMHyperRCToR3(pState->pVM, (RTRCPTR)pState->pvPageGC);
3984 if (!pState->pvPageR3)
3985 rc = VERR_INVALID_POINTER;
3986 }
3987 else
3988 {
3989 /* Release mapping lock previously acquired. */
3990 if (pState->fLocked)
3991 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
3992 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
3993 pState->fLocked = RT_SUCCESS_NP(rc);
3994 }
3995 if (RT_FAILURE(rc))
3996 {
3997 pState->pvPageR3 = NULL;
3998 return rc;
3999 }
4000 }
4001
4002 /*
4003 * Check the segment limit.
4004 */
4005 if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
4006 return VERR_OUT_OF_SELECTOR_BOUNDS;
4007
4008 /*
4009 * Calc how much we can read.
4010 */
4011 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
4012 if (!pState->f64Bits)
4013 {
4014 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
4015 if (cb > cbSeg && cbSeg)
4016 cb = cbSeg;
4017 }
4018 if (cb > cbMaxRead)
4019 cb = cbMaxRead;
4020
4021 /*
4022 * Read and advance or exit.
4023 */
4024 memcpy(&pDis->abInstr[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
4025 offInstr += (uint8_t)cb;
4026 if (cb >= cbMinRead)
4027 {
4028 pDis->cbCachedInstr = offInstr;
4029 return VINF_SUCCESS;
4030 }
4031 cbMinRead -= (uint8_t)cb;
4032 cbMaxRead -= (uint8_t)cb;
4033 }
4034}
4035
4036
4037/**
4038 * Disassemble an instruction and return the information in the provided structure.
4039 *
4040 * @returns VBox status code.
4041 * @param pVM Pointer to the VM.
4042 * @param pVCpu Pointer to the VMCPU.
4043 * @param pCtx Pointer to the guest CPU context.
4044 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
4045 * @param pCpu Disassembly state.
4046 * @param pszPrefix String prefix for logging (debug only).
4047 *
4048 */
4049VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu, const char *pszPrefix)
4050{
4051 CPUMDISASSTATE State;
4052 int rc;
4053
4054 const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
4055 State.pCpu = pCpu;
4056 State.pvPageGC = 0;
4057 State.pvPageR3 = NULL;
4058 State.pVM = pVM;
4059 State.pVCpu = pVCpu;
4060 State.fLocked = false;
4061 State.f64Bits = false;
4062
4063 /*
4064 * Get selector information.
4065 */
4066 DISCPUMODE enmDisCpuMode;
4067 if ( (pCtx->cr0 & X86_CR0_PE)
4068 && pCtx->eflags.Bits.u1VM == 0)
4069 {
4070 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4071 {
4072# ifdef VBOX_WITH_RAW_MODE_NOT_R0
4073 CPUMGuestLazyLoadHiddenSelectorReg(pVCpu, &pCtx->cs);
4074# endif
4075 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4076 return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
4077 }
4078 State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
4079 State.GCPtrSegBase = pCtx->cs.u64Base;
4080 State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
4081 State.cbSegLimit = pCtx->cs.u32Limit;
4082 enmDisCpuMode = (State.f64Bits)
4083 ? DISCPUMODE_64BIT
4084 : pCtx->cs.Attr.n.u1DefBig
4085 ? DISCPUMODE_32BIT
4086 : DISCPUMODE_16BIT;
4087 }
4088 else
4089 {
4090 /* real or V86 mode */
4091 enmDisCpuMode = DISCPUMODE_16BIT;
4092 State.GCPtrSegBase = pCtx->cs.Sel * 16;
4093 State.GCPtrSegEnd = 0xFFFFFFFF;
4094 State.cbSegLimit = 0xFFFFFFFF;
4095 }
4096
4097 /*
4098 * Disassemble the instruction.
4099 */
4100 uint32_t cbInstr;
4101#ifndef LOG_ENABLED
4102 rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pCpu, &cbInstr);
4103 if (RT_SUCCESS(rc))
4104 {
4105#else
4106 char szOutput[160];
4107 rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
4108 pCpu, &cbInstr, szOutput, sizeof(szOutput));
4109 if (RT_SUCCESS(rc))
4110 {
4111 /* log it */
4112 if (pszPrefix)
4113 Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
4114 else
4115 Log(("%s", szOutput));
4116#endif
4117 rc = VINF_SUCCESS;
4118 }
4119 else
4120 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
4121
4122 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
4123 if (State.fLocked)
4124 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
4125
4126 return rc;
4127}
4128
4129
4130
4131/**
4132 * API for controlling a few of the CPU features found in CR4.
4133 *
4134 * Currently only X86_CR4_TSD is accepted as input.
4135 *
4136 * @returns VBox status code.
4137 *
4138 * @param pVM Pointer to the VM.
4139 * @param fOr The CR4 OR mask.
4140 * @param fAnd The CR4 AND mask.
4141 */
4142VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
4143{
4144 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
4145 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
4146
4147 pVM->cpum.s.CR4.OrMask &= fAnd;
4148 pVM->cpum.s.CR4.OrMask |= fOr;
4149
4150 return VINF_SUCCESS;
4151}
4152
4153
4154/**
4155 * Gets a pointer to the array of standard CPUID leaves.
4156 *
4157 * CPUMR3GetGuestCpuIdStdMax() give the size of the array.
4158 *
4159 * @returns Pointer to the standard CPUID leaves (read-only).
4160 * @param pVM Pointer to the VM.
4161 * @remark Intended for PATM.
4162 */
4163VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdStdRCPtr(PVM pVM)
4164{
4165 return RCPTRTYPE(PCCPUMCPUID)VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdStd[0]);
4166}
4167
4168
4169/**
4170 * Gets a pointer to the array of extended CPUID leaves.
4171 *
4172 * CPUMGetGuestCpuIdExtMax() give the size of the array.
4173 *
4174 * @returns Pointer to the extended CPUID leaves (read-only).
4175 * @param pVM Pointer to the VM.
4176 * @remark Intended for PATM.
4177 */
4178VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdExtRCPtr(PVM pVM)
4179{
4180 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdExt[0]);
4181}
4182
4183
4184/**
4185 * Gets a pointer to the array of centaur CPUID leaves.
4186 *
4187 * CPUMGetGuestCpuIdCentaurMax() give the size of the array.
4188 *
4189 * @returns Pointer to the centaur CPUID leaves (read-only).
4190 * @param pVM Pointer to the VM.
4191 * @remark Intended for PATM.
4192 */
4193VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdCentaurRCPtr(PVM pVM)
4194{
4195 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdCentaur[0]);
4196}
4197
4198
4199/**
4200 * Gets a pointer to the default CPUID leaf.
4201 *
4202 * @returns Pointer to the default CPUID leaf (read-only).
4203 * @param pVM Pointer to the VM.
4204 * @remark Intended for PATM.
4205 */
4206VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdDefRCPtr(PVM pVM)
4207{
4208 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.GuestCpuIdDef);
4209}
4210
4211
4212/**
4213 * Enters REM, gets and resets the changed flags (CPUM_CHANGED_*).
4214 *
4215 * Only REM should ever call this function!
4216 *
4217 * @returns The changed flags.
4218 * @param pVCpu Pointer to the VMCPU.
4219 * @param puCpl Where to return the current privilege level (CPL).
4220 */
4221VMMR3DECL(uint32_t) CPUMR3RemEnter(PVMCPU pVCpu, uint32_t *puCpl)
4222{
4223 Assert(!pVCpu->cpum.s.fRawEntered);
4224 Assert(!pVCpu->cpum.s.fRemEntered);
4225
4226 /*
4227 * Get the CPL first.
4228 */
4229 *puCpl = CPUMGetGuestCPL(pVCpu);
4230
4231 /*
4232 * Get and reset the flags.
4233 */
4234 uint32_t fFlags = pVCpu->cpum.s.fChanged;
4235 pVCpu->cpum.s.fChanged = 0;
4236
4237 /** @todo change the switcher to use the fChanged flags. */
4238 if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_SINCE_REM)
4239 {
4240 fFlags |= CPUM_CHANGED_FPU_REM;
4241 pVCpu->cpum.s.fUseFlags &= ~CPUM_USED_FPU_SINCE_REM;
4242 }
4243
4244 pVCpu->cpum.s.fRemEntered = true;
4245 return fFlags;
4246}
4247
4248
4249/**
4250 * Leaves REM.
4251 *
4252 * @param pVCpu Pointer to the VMCPU.
4253 * @param fNoOutOfSyncSels This is @c false if there are out of sync
4254 * registers.
4255 */
4256VMMR3DECL(void) CPUMR3RemLeave(PVMCPU pVCpu, bool fNoOutOfSyncSels)
4257{
4258 Assert(!pVCpu->cpum.s.fRawEntered);
4259 Assert(pVCpu->cpum.s.fRemEntered);
4260
4261 pVCpu->cpum.s.fRemEntered = false;
4262}
4263
4264
4265/**
4266 * Called when the ring-3 init phase completes.
4267 *
4268 * @returns VBox status code.
4269 * @param pVM Pointer to the VM.
4270 */
4271VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM)
4272{
4273 for (VMCPUID i = 0; i < pVM->cCpus; i++)
4274 {
4275 /* Cache the APIC base (from the APIC device) once it has been initialized. */
4276 PDMApicGetBase(&pVM->aCpus[i], &pVM->aCpus[i].cpum.s.Guest.msrApicBase);
4277 Log(("CPUMR3InitCompleted pVM=%p APIC base[%u]=%RX64\n", pVM, (unsigned)i, pVM->aCpus[i].cpum.s.Guest.msrApicBase));
4278 }
4279 return VINF_SUCCESS;
4280}
4281
4282/**
4283 * Called when the ring-0 init phases comleted.
4284 *
4285 * @param pVM Pointer to the VM.
4286 */
4287VMMR3DECL(void) CPUMR3LogCpuIds(PVM pVM)
4288{
4289 /*
4290 * Log the cpuid.
4291 */
4292 bool fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
4293 RTCPUSET OnlineSet;
4294 LogRel(("Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
4295 (unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
4296 RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
4297 RTCPUID cCores = RTMpGetCoreCount();
4298 if (cCores)
4299 LogRel(("Physical cores: %u\n", (unsigned)cCores));
4300 LogRel(("************************* CPUID dump ************************\n"));
4301 DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
4302 LogRel(("\n"));
4303 DBGFR3_INFO_LOG(pVM, "cpuid", "verbose"); /* macro */
4304 RTLogRelSetBuffering(fOldBuffered);
4305 LogRel(("******************** End of CPUID dump **********************\n"));
4306}
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette