VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp@ 64551

Last change on this file since 64551 was 64066, checked in by vboxsync, 8 years ago

VMM: Log nit.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 115.5 KB
Line 
1/* $Id: CPUM.cpp 64066 2016-09-28 09:31:02Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2016 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/** @page pg_cpum CPUM - CPU Monitor / Manager
19 *
20 * The CPU Monitor / Manager keeps track of all the CPU registers. It is
21 * also responsible for lazy FPU handling and some of the context loading
22 * in raw mode.
23 *
24 * There are three CPU contexts, the most important one is the guest one (GC).
25 * When running in raw-mode (RC) there is a special hyper context for the VMM
26 * part that floats around inside the guest address space. When running in
27 * raw-mode, CPUM also maintains a host context for saving and restoring
28 * registers across world switches. This latter is done in cooperation with the
29 * world switcher (@see pg_vmm).
30 *
31 * @see grp_cpum
32 *
33 * @section sec_cpum_fpu FPU / SSE / AVX / ++ state.
34 *
35 * TODO: proper write up, currently just some notes.
36 *
37 * The ring-0 FPU handling per OS:
38 *
39 * - 64-bit Windows uses XMM registers in the kernel as part of the calling
40 * convention (Visual C++ doesn't seem to have a way to disable
41 * generating such code either), so CR0.TS/EM are always zero from what I
42 * can tell. We are also forced to always load/save the guest XMM0-XMM15
43 * registers when entering/leaving guest context. Interrupt handlers
44 * using FPU/SSE will offically have call save and restore functions
45 * exported by the kernel, if the really really have to use the state.
46 *
47 * - 32-bit windows does lazy FPU handling, I think, probably including
48 * lazying saving. The Windows Internals book states that it's a bad
49 * idea to use the FPU in kernel space. However, it looks like it will
50 * restore the FPU state of the current thread in case of a kernel \#NM.
51 * Interrupt handlers should be same as for 64-bit.
52 *
53 * - Darwin allows taking \#NM in kernel space, restoring current thread's
54 * state if I read the code correctly. It saves the FPU state of the
55 * outgoing thread, and uses CR0.TS to lazily load the state of the
56 * incoming one. No idea yet how the FPU is treated by interrupt
57 * handlers, i.e. whether they are allowed to disable the state or
58 * something.
59 *
60 * - Linux also allows \#NM in kernel space (don't know since when), and
61 * uses CR0.TS for lazy loading. Saves outgoing thread's state, lazy
62 * loads the incoming unless configured to agressivly load it. Interrupt
63 * handlers can ask whether they're allowed to use the FPU, and may
64 * freely trash the state if Linux thinks it has saved the thread's state
65 * already. This is a problem.
66 *
67 * - Solaris will, from what I can tell, panic if it gets an \#NM in kernel
68 * context. When switching threads, the kernel will save the state of
69 * the outgoing thread and lazy load the incoming one using CR0.TS.
70 * There are a few routines in seeblk.s which uses the SSE unit in ring-0
71 * to do stuff, HAT are among the users. The routines there will
72 * manually clear CR0.TS and save the XMM registers they use only if
73 * CR0.TS was zero upon entry. They will skip it when not, because as
74 * mentioned above, the FPU state is saved when switching away from a
75 * thread and CR0.TS set to 1, so when CR0.TS is 1 there is nothing to
76 * preserve. This is a problem if we restore CR0.TS to 1 after loading
77 * the guest state.
78 *
79 * - FreeBSD - no idea yet.
80 *
81 * - OS/2 does not allow \#NMs in kernel space IIRC. Does lazy loading,
82 * possibly also lazy saving. Interrupts must preserve the CR0.TS+EM &
83 * FPU states.
84 *
85 * Up to r107425 (2016-05-24) we would only temporarily modify CR0.TS/EM while
86 * saving and restoring the host and guest states. The motivation for this
87 * change is that we want to be able to emulate SSE instruction in ring-0 (IEM).
88 *
89 * Starting with that change, we will leave CR0.TS=EM=0 after saving the host
90 * state and only restore it once we've restore the host FPU state. This has the
91 * accidental side effect of triggering Solaris to preserve XMM registers in
92 * sseblk.s. When CR0 was changed by saving the FPU state, CPUM must now inform
93 * the VT-x (HMVMX) code about it as it caches the CR0 value in the VMCS.
94 *
95 *
96 * @section sec_cpum_logging Logging Level Assignments.
97 *
98 * Following log level assignments:
99 * - Log6 is used for FPU state management.
100 * - Log7 is used for FPU state actualization.
101 *
102 */
103
104
105/*********************************************************************************************************************************
106* Header Files *
107*********************************************************************************************************************************/
108#define LOG_GROUP LOG_GROUP_CPUM
109#include <VBox/vmm/cpum.h>
110#include <VBox/vmm/cpumdis.h>
111#include <VBox/vmm/cpumctx-v1_6.h>
112#include <VBox/vmm/pgm.h>
113#include <VBox/vmm/pdmapi.h>
114#include <VBox/vmm/mm.h>
115#include <VBox/vmm/em.h>
116#include <VBox/vmm/selm.h>
117#include <VBox/vmm/dbgf.h>
118#include <VBox/vmm/patm.h>
119#include <VBox/vmm/hm.h>
120#include <VBox/vmm/ssm.h>
121#include "CPUMInternal.h"
122#include <VBox/vmm/vm.h>
123
124#include <VBox/param.h>
125#include <VBox/dis.h>
126#include <VBox/err.h>
127#include <VBox/log.h>
128#include <iprt/asm-amd64-x86.h>
129#include <iprt/assert.h>
130#include <iprt/cpuset.h>
131#include <iprt/mem.h>
132#include <iprt/mp.h>
133#include <iprt/string.h>
134
135
136/*********************************************************************************************************************************
137* Defined Constants And Macros *
138*********************************************************************************************************************************/
139/**
140 * This was used in the saved state up to the early life of version 14.
141 *
142 * It indicates that we may have some out-of-sync hidden segement registers.
143 * It is only relevant for raw-mode.
144 */
145#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
146
147
148/*********************************************************************************************************************************
149* Structures and Typedefs *
150*********************************************************************************************************************************/
151
152/**
153 * What kind of cpu info dump to perform.
154 */
155typedef enum CPUMDUMPTYPE
156{
157 CPUMDUMPTYPE_TERSE,
158 CPUMDUMPTYPE_DEFAULT,
159 CPUMDUMPTYPE_VERBOSE
160} CPUMDUMPTYPE;
161/** Pointer to a cpu info dump type. */
162typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
163
164
165/*********************************************************************************************************************************
166* Internal Functions *
167*********************************************************************************************************************************/
168static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
169static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
170static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
171static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
172static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
173static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
174static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
175static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
176static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
177static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
178
179
180/*********************************************************************************************************************************
181* Global Variables *
182*********************************************************************************************************************************/
183/** Saved state field descriptors for CPUMCTX. */
184static const SSMFIELD g_aCpumCtxFields[] =
185{
186 SSMFIELD_ENTRY( CPUMCTX, rdi),
187 SSMFIELD_ENTRY( CPUMCTX, rsi),
188 SSMFIELD_ENTRY( CPUMCTX, rbp),
189 SSMFIELD_ENTRY( CPUMCTX, rax),
190 SSMFIELD_ENTRY( CPUMCTX, rbx),
191 SSMFIELD_ENTRY( CPUMCTX, rdx),
192 SSMFIELD_ENTRY( CPUMCTX, rcx),
193 SSMFIELD_ENTRY( CPUMCTX, rsp),
194 SSMFIELD_ENTRY( CPUMCTX, rflags),
195 SSMFIELD_ENTRY( CPUMCTX, rip),
196 SSMFIELD_ENTRY( CPUMCTX, r8),
197 SSMFIELD_ENTRY( CPUMCTX, r9),
198 SSMFIELD_ENTRY( CPUMCTX, r10),
199 SSMFIELD_ENTRY( CPUMCTX, r11),
200 SSMFIELD_ENTRY( CPUMCTX, r12),
201 SSMFIELD_ENTRY( CPUMCTX, r13),
202 SSMFIELD_ENTRY( CPUMCTX, r14),
203 SSMFIELD_ENTRY( CPUMCTX, r15),
204 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
205 SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
206 SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
207 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
208 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
209 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
210 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
211 SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
212 SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
213 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
214 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
215 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
216 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
217 SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
218 SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
219 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
220 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
221 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
222 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
223 SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
224 SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
225 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
226 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
227 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
228 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
229 SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
230 SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
231 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
232 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
233 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
234 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
235 SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
236 SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
237 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
238 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
239 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
240 SSMFIELD_ENTRY( CPUMCTX, cr0),
241 SSMFIELD_ENTRY( CPUMCTX, cr2),
242 SSMFIELD_ENTRY( CPUMCTX, cr3),
243 SSMFIELD_ENTRY( CPUMCTX, cr4),
244 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
245 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
246 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
247 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
248 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
249 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
250 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
251 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
252 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
253 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
254 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
255 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
256 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
257 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
258 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
259 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
260 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
261 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
262 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
263 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
264 /* msrApicBase is not included here, it resides in the APIC device state. */
265 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
266 SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
267 SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
268 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
269 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
270 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
271 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
272 SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
273 SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
274 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
275 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
276 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
277 SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[0], CPUM_SAVED_STATE_VERSION_XSAVE),
278 SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[1], CPUM_SAVED_STATE_VERSION_XSAVE),
279 SSMFIELD_ENTRY_VER( CPUMCTX, fXStateMask, CPUM_SAVED_STATE_VERSION_XSAVE),
280 SSMFIELD_ENTRY_TERM()
281};
282
283/** Saved state field descriptors for CPUMCTX. */
284static const SSMFIELD g_aCpumX87Fields[] =
285{
286 SSMFIELD_ENTRY( X86FXSTATE, FCW),
287 SSMFIELD_ENTRY( X86FXSTATE, FSW),
288 SSMFIELD_ENTRY( X86FXSTATE, FTW),
289 SSMFIELD_ENTRY( X86FXSTATE, FOP),
290 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
291 SSMFIELD_ENTRY( X86FXSTATE, CS),
292 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
293 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
294 SSMFIELD_ENTRY( X86FXSTATE, DS),
295 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
296 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
297 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
298 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
299 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
300 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
301 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
302 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
303 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
304 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
305 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
306 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
307 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
308 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
309 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
310 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
311 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
312 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
313 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
314 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
315 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
316 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
317 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
318 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
319 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
320 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
321 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
322 SSMFIELD_ENTRY_VER( X86FXSTATE, au32RsrvdForSoftware[0], CPUM_SAVED_STATE_VERSION_XSAVE), /* 32-bit/64-bit hack */
323 SSMFIELD_ENTRY_TERM()
324};
325
326/** Saved state field descriptors for X86XSAVEHDR. */
327static const SSMFIELD g_aCpumXSaveHdrFields[] =
328{
329 SSMFIELD_ENTRY( X86XSAVEHDR, bmXState),
330 SSMFIELD_ENTRY_TERM()
331};
332
333/** Saved state field descriptors for X86XSAVEYMMHI. */
334static const SSMFIELD g_aCpumYmmHiFields[] =
335{
336 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[0]),
337 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[1]),
338 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[2]),
339 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[3]),
340 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[4]),
341 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[5]),
342 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[6]),
343 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[7]),
344 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[8]),
345 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[9]),
346 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[10]),
347 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[11]),
348 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[12]),
349 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[13]),
350 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[14]),
351 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[15]),
352 SSMFIELD_ENTRY_TERM()
353};
354
355/** Saved state field descriptors for X86XSAVEBNDREGS. */
356static const SSMFIELD g_aCpumBndRegsFields[] =
357{
358 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[0]),
359 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[1]),
360 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[2]),
361 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[3]),
362 SSMFIELD_ENTRY_TERM()
363};
364
365/** Saved state field descriptors for X86XSAVEBNDCFG. */
366static const SSMFIELD g_aCpumBndCfgFields[] =
367{
368 SSMFIELD_ENTRY( X86XSAVEBNDCFG, fConfig),
369 SSMFIELD_ENTRY( X86XSAVEBNDCFG, fStatus),
370 SSMFIELD_ENTRY_TERM()
371};
372
373#if 0 /** @todo */
374/** Saved state field descriptors for X86XSAVEOPMASK. */
375static const SSMFIELD g_aCpumOpmaskFields[] =
376{
377 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[0]),
378 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[1]),
379 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[2]),
380 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[3]),
381 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[4]),
382 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[5]),
383 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[6]),
384 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[7]),
385 SSMFIELD_ENTRY_TERM()
386};
387#endif
388
389/** Saved state field descriptors for X86XSAVEZMMHI256. */
390static const SSMFIELD g_aCpumZmmHi256Fields[] =
391{
392 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[0]),
393 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[1]),
394 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[2]),
395 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[3]),
396 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[4]),
397 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[5]),
398 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[6]),
399 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[7]),
400 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[8]),
401 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[9]),
402 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[10]),
403 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[11]),
404 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[12]),
405 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[13]),
406 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[14]),
407 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[15]),
408 SSMFIELD_ENTRY_TERM()
409};
410
411/** Saved state field descriptors for X86XSAVEZMM16HI. */
412static const SSMFIELD g_aCpumZmm16HiFields[] =
413{
414 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[0]),
415 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[1]),
416 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[2]),
417 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[3]),
418 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[4]),
419 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[5]),
420 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[6]),
421 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[7]),
422 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[8]),
423 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[9]),
424 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[10]),
425 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[11]),
426 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[12]),
427 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[13]),
428 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[14]),
429 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[15]),
430 SSMFIELD_ENTRY_TERM()
431};
432
433
434
435/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
436 * registeres changed. */
437static const SSMFIELD g_aCpumX87FieldsMem[] =
438{
439 SSMFIELD_ENTRY( X86FXSTATE, FCW),
440 SSMFIELD_ENTRY( X86FXSTATE, FSW),
441 SSMFIELD_ENTRY( X86FXSTATE, FTW),
442 SSMFIELD_ENTRY( X86FXSTATE, FOP),
443 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
444 SSMFIELD_ENTRY( X86FXSTATE, CS),
445 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
446 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
447 SSMFIELD_ENTRY( X86FXSTATE, DS),
448 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
449 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
450 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
451 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
452 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
453 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
454 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
455 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
456 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
457 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
458 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
459 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
460 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
461 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
462 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
463 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
464 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
465 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
466 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
467 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
468 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
469 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
470 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
471 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
472 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
473 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
474 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
475 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
476 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
477};
478
479/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
480 * registeres changed. */
481static const SSMFIELD g_aCpumCtxFieldsMem[] =
482{
483 SSMFIELD_ENTRY( CPUMCTX, rdi),
484 SSMFIELD_ENTRY( CPUMCTX, rsi),
485 SSMFIELD_ENTRY( CPUMCTX, rbp),
486 SSMFIELD_ENTRY( CPUMCTX, rax),
487 SSMFIELD_ENTRY( CPUMCTX, rbx),
488 SSMFIELD_ENTRY( CPUMCTX, rdx),
489 SSMFIELD_ENTRY( CPUMCTX, rcx),
490 SSMFIELD_ENTRY( CPUMCTX, rsp),
491 SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
492 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
493 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
494 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
495 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
496 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
497 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
498 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
499 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
500 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
501 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
502 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
503 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
504 SSMFIELD_ENTRY( CPUMCTX, rflags),
505 SSMFIELD_ENTRY( CPUMCTX, rip),
506 SSMFIELD_ENTRY( CPUMCTX, r8),
507 SSMFIELD_ENTRY( CPUMCTX, r9),
508 SSMFIELD_ENTRY( CPUMCTX, r10),
509 SSMFIELD_ENTRY( CPUMCTX, r11),
510 SSMFIELD_ENTRY( CPUMCTX, r12),
511 SSMFIELD_ENTRY( CPUMCTX, r13),
512 SSMFIELD_ENTRY( CPUMCTX, r14),
513 SSMFIELD_ENTRY( CPUMCTX, r15),
514 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
515 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
516 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
517 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
518 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
519 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
520 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
521 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
522 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
523 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
524 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
525 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
526 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
527 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
528 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
529 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
530 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
531 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
532 SSMFIELD_ENTRY( CPUMCTX, cr0),
533 SSMFIELD_ENTRY( CPUMCTX, cr2),
534 SSMFIELD_ENTRY( CPUMCTX, cr3),
535 SSMFIELD_ENTRY( CPUMCTX, cr4),
536 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
537 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
538 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
539 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
540 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
541 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
542 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
543 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
544 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
545 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
546 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
547 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
548 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
549 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
550 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
551 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
552 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
553 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
554 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
555 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
556 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
557 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
558 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
559 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
560 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
561 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
562 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
563 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
564 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
565 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
566 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
567 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
568 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
569 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
570 SSMFIELD_ENTRY_TERM()
571};
572
573/** Saved state field descriptors for CPUMCTX_VER1_6. */
574static const SSMFIELD g_aCpumX87FieldsV16[] =
575{
576 SSMFIELD_ENTRY( X86FXSTATE, FCW),
577 SSMFIELD_ENTRY( X86FXSTATE, FSW),
578 SSMFIELD_ENTRY( X86FXSTATE, FTW),
579 SSMFIELD_ENTRY( X86FXSTATE, FOP),
580 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
581 SSMFIELD_ENTRY( X86FXSTATE, CS),
582 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
583 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
584 SSMFIELD_ENTRY( X86FXSTATE, DS),
585 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
586 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
587 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
588 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
589 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
590 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
591 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
592 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
593 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
594 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
595 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
596 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
597 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
598 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
599 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
600 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
601 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
602 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
603 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
604 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
605 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
606 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
607 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
608 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
609 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
610 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
611 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
612 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
613 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
614 SSMFIELD_ENTRY_TERM()
615};
616
617/** Saved state field descriptors for CPUMCTX_VER1_6. */
618static const SSMFIELD g_aCpumCtxFieldsV16[] =
619{
620 SSMFIELD_ENTRY( CPUMCTX, rdi),
621 SSMFIELD_ENTRY( CPUMCTX, rsi),
622 SSMFIELD_ENTRY( CPUMCTX, rbp),
623 SSMFIELD_ENTRY( CPUMCTX, rax),
624 SSMFIELD_ENTRY( CPUMCTX, rbx),
625 SSMFIELD_ENTRY( CPUMCTX, rdx),
626 SSMFIELD_ENTRY( CPUMCTX, rcx),
627 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
628 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
629 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
630 SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /*rsp_notused*/),
631 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
632 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
633 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
634 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
635 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
636 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
637 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
638 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
639 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
640 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
641 SSMFIELD_ENTRY( CPUMCTX, rflags),
642 SSMFIELD_ENTRY( CPUMCTX, rip),
643 SSMFIELD_ENTRY( CPUMCTX, r8),
644 SSMFIELD_ENTRY( CPUMCTX, r9),
645 SSMFIELD_ENTRY( CPUMCTX, r10),
646 SSMFIELD_ENTRY( CPUMCTX, r11),
647 SSMFIELD_ENTRY( CPUMCTX, r12),
648 SSMFIELD_ENTRY( CPUMCTX, r13),
649 SSMFIELD_ENTRY( CPUMCTX, r14),
650 SSMFIELD_ENTRY( CPUMCTX, r15),
651 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
652 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
653 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
654 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
655 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
656 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
657 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
658 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
659 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
660 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
661 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
662 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
663 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
664 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
665 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
666 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
667 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
668 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
669 SSMFIELD_ENTRY( CPUMCTX, cr0),
670 SSMFIELD_ENTRY( CPUMCTX, cr2),
671 SSMFIELD_ENTRY( CPUMCTX, cr3),
672 SSMFIELD_ENTRY( CPUMCTX, cr4),
673 SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
674 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
675 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
676 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
677 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
678 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
679 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
680 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
681 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
682 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
683 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
684 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
685 SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
686 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
687 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
688 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
689 SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
690 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
691 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
692 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
693 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
694 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
695 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
696 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
697 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
698 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
699 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
700 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
701 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
702 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
703 SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
704 SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
705 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
706 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
707 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
708 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
709 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
710 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
711 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
712 SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
713 SSMFIELD_ENTRY_TERM()
714};
715
716
717/**
718 * Checks for partial/leaky FXSAVE/FXRSTOR handling on AMD CPUs.
719 *
720 * AMD K7, K8 and newer AMD CPUs do not save/restore the x87 error pointers
721 * (last instruction pointer, last data pointer, last opcode) except when the ES
722 * bit (Exception Summary) in x87 FSW (FPU Status Word) is set. Thus if we don't
723 * clear these registers there is potential, local FPU leakage from a process
724 * using the FPU to another.
725 *
726 * See AMD Instruction Reference for FXSAVE, FXRSTOR.
727 *
728 * @param pVM The cross context VM structure.
729 */
730static void cpumR3CheckLeakyFpu(PVM pVM)
731{
732 uint32_t u32CpuVersion = ASMCpuId_EAX(1);
733 uint32_t const u32Family = u32CpuVersion >> 8;
734 if ( u32Family >= 6 /* K7 and higher */
735 && ASMIsAmdCpu())
736 {
737 uint32_t cExt = ASMCpuId_EAX(0x80000000);
738 if (ASMIsValidExtRange(cExt))
739 {
740 uint32_t fExtFeaturesEDX = ASMCpuId_EDX(0x80000001);
741 if (fExtFeaturesEDX & X86_CPUID_AMD_FEATURE_EDX_FFXSR)
742 {
743 for (VMCPUID i = 0; i < pVM->cCpus; i++)
744 pVM->aCpus[i].cpum.s.fUseFlags |= CPUM_USE_FFXSR_LEAKY;
745 Log(("CPUMR3Init: host CPU has leaky fxsave/fxrstor behaviour\n"));
746 }
747 }
748 }
749}
750
751
752/**
753 * Initializes the CPUM.
754 *
755 * @returns VBox status code.
756 * @param pVM The cross context VM structure.
757 */
758VMMR3DECL(int) CPUMR3Init(PVM pVM)
759{
760 LogFlow(("CPUMR3Init\n"));
761
762 /*
763 * Assert alignment, sizes and tables.
764 */
765 AssertCompileMemberAlignment(VM, cpum.s, 32);
766 AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
767 AssertCompileSizeAlignment(CPUMCTX, 64);
768 AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
769 AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
770 AssertCompileMemberAlignment(VM, cpum, 64);
771 AssertCompileMemberAlignment(VM, aCpus, 64);
772 AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
773 AssertCompileMemberSizeAlignment(VM, aCpus[0].cpum.s, 64);
774#ifdef VBOX_STRICT
775 int rc2 = cpumR3MsrStrictInitChecks();
776 AssertRCReturn(rc2, rc2);
777#endif
778
779 /*
780 * Initialize offsets.
781 */
782
783 /* Calculate the offset from CPUM to CPUMCPU for the first CPU. */
784 pVM->cpum.s.offCPUMCPU0 = RT_OFFSETOF(VM, aCpus[0].cpum) - RT_OFFSETOF(VM, cpum);
785 Assert((uintptr_t)&pVM->cpum + pVM->cpum.s.offCPUMCPU0 == (uintptr_t)&pVM->aCpus[0].cpum);
786
787
788 /* Calculate the offset from CPUMCPU to CPUM. */
789 for (VMCPUID i = 0; i < pVM->cCpus; i++)
790 {
791 PVMCPU pVCpu = &pVM->aCpus[i];
792
793 pVCpu->cpum.s.offCPUM = RT_OFFSETOF(VM, aCpus[i].cpum) - RT_OFFSETOF(VM, cpum);
794 Assert((uintptr_t)&pVCpu->cpum - pVCpu->cpum.s.offCPUM == (uintptr_t)&pVM->cpum);
795 }
796
797 /*
798 * Gather info about the host CPU.
799 */
800 if (!ASMHasCpuId())
801 {
802 Log(("The CPU doesn't support CPUID!\n"));
803 return VERR_UNSUPPORTED_CPU;
804 }
805
806 PCPUMCPUIDLEAF paLeaves;
807 uint32_t cLeaves;
808 int rc = CPUMR3CpuIdCollectLeaves(&paLeaves, &cLeaves);
809 AssertLogRelRCReturn(rc, rc);
810
811 rc = cpumR3CpuIdExplodeFeatures(paLeaves, cLeaves, &pVM->cpum.s.HostFeatures);
812 RTMemFree(paLeaves);
813 AssertLogRelRCReturn(rc, rc);
814 pVM->cpum.s.GuestFeatures.enmCpuVendor = pVM->cpum.s.HostFeatures.enmCpuVendor;
815
816 /*
817 * Check that the CPU supports the minimum features we require.
818 */
819 if (!pVM->cpum.s.HostFeatures.fFxSaveRstor)
820 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support the FXSAVE/FXRSTOR instruction.");
821 if (!pVM->cpum.s.HostFeatures.fMmx)
822 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support MMX.");
823 if (!pVM->cpum.s.HostFeatures.fTsc)
824 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support RDTSC.");
825
826 /*
827 * Setup the CR4 AND and OR masks used in the raw-mode switcher.
828 */
829 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
830 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFXSR;
831
832 /*
833 * Figure out which XSAVE/XRSTOR features are available on the host.
834 */
835 uint64_t fXcr0Host = 0;
836 uint64_t fXStateHostMask = 0;
837 if ( pVM->cpum.s.HostFeatures.fXSaveRstor
838 && pVM->cpum.s.HostFeatures.fOpSysXSaveRstor)
839 {
840 fXStateHostMask = fXcr0Host = ASMGetXcr0();
841 fXStateHostMask &= XSAVE_C_X87 | XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI;
842 AssertLogRelMsgStmt((fXStateHostMask & (XSAVE_C_X87 | XSAVE_C_SSE)) == (XSAVE_C_X87 | XSAVE_C_SSE),
843 ("%#llx\n", fXStateHostMask), fXStateHostMask = 0);
844 }
845 pVM->cpum.s.fXStateHostMask = fXStateHostMask;
846 if (!HMIsEnabled(pVM)) /* For raw-mode, we only use XSAVE/XRSTOR when the guest starts using it (CPUID/CR4 visibility). */
847 fXStateHostMask = 0;
848 LogRel(("CPUM: fXStateHostMask=%#llx; initial: %#llx; host XCR0=%#llx\n",
849 pVM->cpum.s.fXStateHostMask, fXStateHostMask, fXcr0Host));
850
851 /*
852 * Allocate memory for the extended CPU state and initialize the host XSAVE/XRSTOR mask.
853 */
854 uint32_t cbMaxXState = pVM->cpum.s.HostFeatures.cbMaxExtendedState;
855 cbMaxXState = RT_ALIGN(cbMaxXState, 128);
856 AssertLogRelReturn(cbMaxXState >= sizeof(X86FXSTATE) && cbMaxXState <= _8K, VERR_CPUM_IPE_2);
857
858 uint8_t *pbXStates;
859 rc = MMR3HyperAllocOnceNoRelEx(pVM, cbMaxXState * 3 * pVM->cCpus, PAGE_SIZE, MM_TAG_CPUM_CTX,
860 MMHYPER_AONR_FLAGS_KERNEL_MAPPING, (void **)&pbXStates);
861 AssertLogRelRCReturn(rc, rc);
862
863 for (VMCPUID i = 0; i < pVM->cCpus; i++)
864 {
865 PVMCPU pVCpu = &pVM->aCpus[i];
866
867 pVCpu->cpum.s.Guest.pXStateR3 = (PX86XSAVEAREA)pbXStates;
868 pVCpu->cpum.s.Guest.pXStateR0 = MMHyperR3ToR0(pVM, pbXStates);
869 pVCpu->cpum.s.Guest.pXStateRC = MMHyperR3ToR0(pVM, pbXStates);
870 pbXStates += cbMaxXState;
871
872 pVCpu->cpum.s.Host.pXStateR3 = (PX86XSAVEAREA)pbXStates;
873 pVCpu->cpum.s.Host.pXStateR0 = MMHyperR3ToR0(pVM, pbXStates);
874 pVCpu->cpum.s.Host.pXStateRC = MMHyperR3ToR0(pVM, pbXStates);
875 pbXStates += cbMaxXState;
876
877 pVCpu->cpum.s.Hyper.pXStateR3 = (PX86XSAVEAREA)pbXStates;
878 pVCpu->cpum.s.Hyper.pXStateR0 = MMHyperR3ToR0(pVM, pbXStates);
879 pVCpu->cpum.s.Hyper.pXStateRC = MMHyperR3ToR0(pVM, pbXStates);
880 pbXStates += cbMaxXState;
881
882 pVCpu->cpum.s.Host.fXStateMask = fXStateHostMask;
883 }
884
885 /*
886 * Setup hypervisor startup values.
887 */
888
889 /*
890 * Register saved state data item.
891 */
892 rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
893 NULL, cpumR3LiveExec, NULL,
894 NULL, cpumR3SaveExec, NULL,
895 cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
896 if (RT_FAILURE(rc))
897 return rc;
898
899 /*
900 * Register info handlers and registers with the debugger facility.
901 */
902 DBGFR3InfoRegisterInternalEx(pVM, "cpum", "Displays the all the cpu states.",
903 &cpumR3InfoAll, DBGFINFO_FLAGS_ALL_EMTS);
904 DBGFR3InfoRegisterInternalEx(pVM, "cpumguest", "Displays the guest cpu state.",
905 &cpumR3InfoGuest, DBGFINFO_FLAGS_ALL_EMTS);
906 DBGFR3InfoRegisterInternalEx(pVM, "cpumhyper", "Displays the hypervisor cpu state.",
907 &cpumR3InfoHyper, DBGFINFO_FLAGS_ALL_EMTS);
908 DBGFR3InfoRegisterInternalEx(pVM, "cpumhost", "Displays the host cpu state.",
909 &cpumR3InfoHost, DBGFINFO_FLAGS_ALL_EMTS);
910 DBGFR3InfoRegisterInternalEx(pVM, "cpumguestinstr", "Displays the current guest instruction.",
911 &cpumR3InfoGuestInstr, DBGFINFO_FLAGS_ALL_EMTS);
912 DBGFR3InfoRegisterInternal( pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
913
914 rc = cpumR3DbgInit(pVM);
915 if (RT_FAILURE(rc))
916 return rc;
917
918 /*
919 * Check if we need to workaround partial/leaky FPU handling.
920 */
921 cpumR3CheckLeakyFpu(pVM);
922
923 /*
924 * Initialize the Guest CPUID and MSR states.
925 */
926 rc = cpumR3InitCpuIdAndMsrs(pVM);
927 if (RT_FAILURE(rc))
928 return rc;
929 CPUMR3Reset(pVM);
930 return VINF_SUCCESS;
931}
932
933
934/**
935 * Applies relocations to data and code managed by this
936 * component. This function will be called at init and
937 * whenever the VMM need to relocate it self inside the GC.
938 *
939 * The CPUM will update the addresses used by the switcher.
940 *
941 * @param pVM The cross context VM structure.
942 */
943VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
944{
945 LogFlow(("CPUMR3Relocate\n"));
946
947 pVM->cpum.s.GuestInfo.paMsrRangesRC = MMHyperR3ToRC(pVM, pVM->cpum.s.GuestInfo.paMsrRangesR3);
948 pVM->cpum.s.GuestInfo.paCpuIdLeavesRC = MMHyperR3ToRC(pVM, pVM->cpum.s.GuestInfo.paCpuIdLeavesR3);
949
950 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
951 {
952 PVMCPU pVCpu = &pVM->aCpus[iCpu];
953 pVCpu->cpum.s.Guest.pXStateRC = MMHyperR3ToRC(pVM, pVCpu->cpum.s.Guest.pXStateR3);
954 pVCpu->cpum.s.Host.pXStateRC = MMHyperR3ToRC(pVM, pVCpu->cpum.s.Host.pXStateR3);
955 pVCpu->cpum.s.Hyper.pXStateRC = MMHyperR3ToRC(pVM, pVCpu->cpum.s.Hyper.pXStateR3); /** @todo remove me */
956
957 /* Recheck the guest DRx values in raw-mode. */
958 CPUMRecalcHyperDRx(pVCpu, UINT8_MAX, false);
959 }
960}
961
962
963/**
964 * Apply late CPUM property changes based on the fHWVirtEx setting
965 *
966 * @param pVM The cross context VM structure.
967 * @param fHWVirtExEnabled HWVirtEx enabled/disabled
968 */
969VMMR3DECL(void) CPUMR3SetHWVirtEx(PVM pVM, bool fHWVirtExEnabled)
970{
971 /*
972 * Workaround for missing cpuid(0) patches when leaf 4 returns GuestInfo.DefCpuId:
973 * If we miss to patch a cpuid(0).eax then Linux tries to determine the number
974 * of processors from (cpuid(4).eax >> 26) + 1.
975 *
976 * Note: this code is obsolete, but let's keep it here for reference.
977 * Purpose is valid when we artificially cap the max std id to less than 4.
978 */
979 if (!fHWVirtExEnabled)
980 {
981 Assert( (pVM->cpum.s.aGuestCpuIdPatmStd[4].uEax & UINT32_C(0xffffc000)) == 0
982 || pVM->cpum.s.aGuestCpuIdPatmStd[0].uEax < 0x4);
983 pVM->cpum.s.aGuestCpuIdPatmStd[4].uEax &= UINT32_C(0x00003fff);
984 }
985}
986
987/**
988 * Terminates the CPUM.
989 *
990 * Termination means cleaning up and freeing all resources,
991 * the VM it self is at this point powered off or suspended.
992 *
993 * @returns VBox status code.
994 * @param pVM The cross context VM structure.
995 */
996VMMR3DECL(int) CPUMR3Term(PVM pVM)
997{
998#ifdef VBOX_WITH_CRASHDUMP_MAGIC
999 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1000 {
1001 PVMCPU pVCpu = &pVM->aCpus[i];
1002 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1003
1004 memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
1005 pVCpu->cpum.s.uMagic = 0;
1006 pCtx->dr[5] = 0;
1007 }
1008#else
1009 NOREF(pVM);
1010#endif
1011 return VINF_SUCCESS;
1012}
1013
1014
1015/**
1016 * Resets a virtual CPU.
1017 *
1018 * Used by CPUMR3Reset and CPU hot plugging.
1019 *
1020 * @param pVM The cross context VM structure.
1021 * @param pVCpu The cross context virtual CPU structure of the CPU that is
1022 * being reset. This may differ from the current EMT.
1023 */
1024VMMR3DECL(void) CPUMR3ResetCpu(PVM pVM, PVMCPU pVCpu)
1025{
1026 /** @todo anything different for VCPU > 0? */
1027 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1028
1029 /*
1030 * Initialize everything to ZERO first.
1031 */
1032 uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
1033
1034 AssertCompile(RTASSERT_OFFSET_OF(CPUMCTX, pXStateR0) < RTASSERT_OFFSET_OF(CPUMCTX, pXStateR3));
1035 AssertCompile(RTASSERT_OFFSET_OF(CPUMCTX, pXStateR0) < RTASSERT_OFFSET_OF(CPUMCTX, pXStateRC));
1036 memset(pCtx, 0, RT_OFFSETOF(CPUMCTX, pXStateR0));
1037
1038 pVCpu->cpum.s.fUseFlags = fUseFlags;
1039
1040 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
1041 pCtx->eip = 0x0000fff0;
1042 pCtx->edx = 0x00000600; /* P6 processor */
1043 pCtx->eflags.Bits.u1Reserved0 = 1;
1044
1045 pCtx->cs.Sel = 0xf000;
1046 pCtx->cs.ValidSel = 0xf000;
1047 pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
1048 pCtx->cs.u64Base = UINT64_C(0xffff0000);
1049 pCtx->cs.u32Limit = 0x0000ffff;
1050 pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
1051 pCtx->cs.Attr.n.u1Present = 1;
1052 pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
1053
1054 pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
1055 pCtx->ds.u32Limit = 0x0000ffff;
1056 pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
1057 pCtx->ds.Attr.n.u1Present = 1;
1058 pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1059
1060 pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
1061 pCtx->es.u32Limit = 0x0000ffff;
1062 pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
1063 pCtx->es.Attr.n.u1Present = 1;
1064 pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1065
1066 pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
1067 pCtx->fs.u32Limit = 0x0000ffff;
1068 pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
1069 pCtx->fs.Attr.n.u1Present = 1;
1070 pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1071
1072 pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
1073 pCtx->gs.u32Limit = 0x0000ffff;
1074 pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
1075 pCtx->gs.Attr.n.u1Present = 1;
1076 pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1077
1078 pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
1079 pCtx->ss.u32Limit = 0x0000ffff;
1080 pCtx->ss.Attr.n.u1Present = 1;
1081 pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
1082 pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1083
1084 pCtx->idtr.cbIdt = 0xffff;
1085 pCtx->gdtr.cbGdt = 0xffff;
1086
1087 pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
1088 pCtx->ldtr.u32Limit = 0xffff;
1089 pCtx->ldtr.Attr.n.u1Present = 1;
1090 pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
1091
1092 pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
1093 pCtx->tr.u32Limit = 0xffff;
1094 pCtx->tr.Attr.n.u1Present = 1;
1095 pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
1096
1097 pCtx->dr[6] = X86_DR6_INIT_VAL;
1098 pCtx->dr[7] = X86_DR7_INIT_VAL;
1099
1100 PX86FXSTATE pFpuCtx = &pCtx->pXStateR3->x87; AssertReleaseMsg(RT_VALID_PTR(pFpuCtx), ("%p\n", pFpuCtx));
1101 pFpuCtx->FTW = 0x00; /* All empty (abbridged tag reg edition). */
1102 pFpuCtx->FCW = 0x37f;
1103
1104 /* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
1105 IA-32 Processor States Following Power-up, Reset, or INIT */
1106 pFpuCtx->MXCSR = 0x1F80;
1107 pFpuCtx->MXCSR_MASK = 0xffff; /** @todo REM always changed this for us. Should probably check if the HW really
1108 supports all bits, since a zero value here should be read as 0xffbf. */
1109 pCtx->aXcr[0] = XSAVE_C_X87;
1110 if (pVM->cpum.s.HostFeatures.cbMaxExtendedState >= RT_OFFSETOF(X86XSAVEAREA, Hdr))
1111 {
1112 /* The entire FXSAVE state needs loading when we switch to XSAVE/XRSTOR
1113 as we don't know what happened before. (Bother optimize later?) */
1114 pCtx->pXStateR3->Hdr.bmXState = XSAVE_C_X87 | XSAVE_C_SSE;
1115 }
1116
1117 /*
1118 * MSRs.
1119 */
1120 /* Init PAT MSR */
1121 pCtx->msrPAT = UINT64_C(0x0007040600070406); /** @todo correct? */
1122
1123 /* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
1124 * The Intel docs don't mention it. */
1125 Assert(!pCtx->msrEFER);
1126
1127 /* IA32_MISC_ENABLE - not entirely sure what the init/reset state really
1128 is supposed to be here, just trying provide useful/sensible values. */
1129 PCPUMMSRRANGE pRange = cpumLookupMsrRange(pVM, MSR_IA32_MISC_ENABLE);
1130 if (pRange)
1131 {
1132 pVCpu->cpum.s.GuestMsrs.msr.MiscEnable = MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
1133 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL
1134 | (pVM->cpum.s.GuestFeatures.fMonitorMWait ? MSR_IA32_MISC_ENABLE_MONITOR : 0)
1135 | MSR_IA32_MISC_ENABLE_FAST_STRINGS;
1136 pRange->fWrIgnMask |= MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
1137 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL;
1138 pRange->fWrGpMask &= ~pVCpu->cpum.s.GuestMsrs.msr.MiscEnable;
1139 }
1140
1141 /** @todo Wire IA32_MISC_ENABLE bit 22 to our NT 4 CPUID trick. */
1142
1143 /** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
1144 * called from each EMT while we're getting called by CPUMR3Reset()
1145 * iteratively on the same thread. Fix later. */
1146#if 0 /** @todo r=bird: This we will do in TM, not here. */
1147 /* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
1148 CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
1149#endif
1150
1151
1152 /* C-state control. Guesses. */
1153 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /*C1*/ | RT_BIT_32(25) | RT_BIT_32(26) | RT_BIT_32(27) | RT_BIT_32(28);
1154
1155
1156 /*
1157 * Get the APIC base MSR from the APIC device. For historical reasons (saved state), the APIC base
1158 * continues to reside in the APIC device and we cache it here in the VCPU for all further accesses.
1159 */
1160 PDMApicGetBaseMsr(pVCpu, &pCtx->msrApicBase, true /* fIgnoreErrors */);
1161#ifdef VBOX_WITH_NEW_APIC
1162 LogRel(("CPUM%u: Cached APIC base MSR = %#RX64\n", pVCpu->idCpu, pVCpu->cpum.s.Guest.msrApicBase));
1163#endif
1164}
1165
1166
1167/**
1168 * Resets the CPU.
1169 *
1170 * @returns VINF_SUCCESS.
1171 * @param pVM The cross context VM structure.
1172 */
1173VMMR3DECL(void) CPUMR3Reset(PVM pVM)
1174{
1175 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1176 {
1177 CPUMR3ResetCpu(pVM, &pVM->aCpus[i]);
1178
1179#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1180 PCPUMCTX pCtx = &pVM->aCpus[i].cpum.s.Guest;
1181
1182 /* Magic marker for searching in crash dumps. */
1183 strcpy((char *)pVM->aCpus[i].cpum.s.aMagic, "CPUMCPU Magic");
1184 pVM->aCpus[i].cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
1185 pCtx->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
1186#endif
1187 }
1188}
1189
1190
1191
1192
1193/**
1194 * Pass 0 live exec callback.
1195 *
1196 * @returns VINF_SSM_DONT_CALL_AGAIN.
1197 * @param pVM The cross context VM structure.
1198 * @param pSSM The saved state handle.
1199 * @param uPass The pass (0).
1200 */
1201static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
1202{
1203 AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
1204 cpumR3SaveCpuId(pVM, pSSM);
1205 return VINF_SSM_DONT_CALL_AGAIN;
1206}
1207
1208
1209/**
1210 * Execute state save operation.
1211 *
1212 * @returns VBox status code.
1213 * @param pVM The cross context VM structure.
1214 * @param pSSM SSM operation handle.
1215 */
1216static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
1217{
1218 /*
1219 * Save.
1220 */
1221 SSMR3PutU32(pSSM, pVM->cCpus);
1222 SSMR3PutU32(pSSM, sizeof(pVM->aCpus[0].cpum.s.GuestMsrs.msr));
1223 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1224 {
1225 PVMCPU pVCpu = &pVM->aCpus[iCpu];
1226
1227 SSMR3PutStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), 0, g_aCpumCtxFields, NULL);
1228
1229 PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
1230 SSMR3PutStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
1231 SSMR3PutStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87), 0, g_aCpumX87Fields, NULL);
1232 if (pGstCtx->fXStateMask != 0)
1233 SSMR3PutStructEx(pSSM, &pGstCtx->pXStateR3->Hdr, sizeof(pGstCtx->pXStateR3->Hdr), 0, g_aCpumXSaveHdrFields, NULL);
1234 if (pGstCtx->fXStateMask & XSAVE_C_YMM)
1235 {
1236 PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
1237 SSMR3PutStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
1238 }
1239 if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
1240 {
1241 PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
1242 SSMR3PutStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
1243 }
1244 if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
1245 {
1246 PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
1247 SSMR3PutStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
1248 }
1249 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
1250 {
1251 PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
1252 SSMR3PutStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
1253 }
1254 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
1255 {
1256 PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
1257 SSMR3PutStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
1258 }
1259
1260 SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
1261 SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
1262 AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
1263 SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
1264 }
1265
1266 cpumR3SaveCpuId(pVM, pSSM);
1267 return VINF_SUCCESS;
1268}
1269
1270
1271/**
1272 * @callback_method_impl{FNSSMINTLOADPREP}
1273 */
1274static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
1275{
1276 NOREF(pSSM);
1277 pVM->cpum.s.fPendingRestore = true;
1278 return VINF_SUCCESS;
1279}
1280
1281
1282/**
1283 * @callback_method_impl{FNSSMINTLOADEXEC}
1284 */
1285static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
1286{
1287 int rc; /* Only for AssertRCReturn use. */
1288
1289 /*
1290 * Validate version.
1291 */
1292 if ( uVersion != CPUM_SAVED_STATE_VERSION_XSAVE
1293 && uVersion != CPUM_SAVED_STATE_VERSION_GOOD_CPUID_COUNT
1294 && uVersion != CPUM_SAVED_STATE_VERSION_BAD_CPUID_COUNT
1295 && uVersion != CPUM_SAVED_STATE_VERSION_PUT_STRUCT
1296 && uVersion != CPUM_SAVED_STATE_VERSION_MEM
1297 && uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
1298 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
1299 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
1300 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
1301 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
1302 && uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
1303 {
1304 AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
1305 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
1306 }
1307
1308 if (uPass == SSM_PASS_FINAL)
1309 {
1310 /*
1311 * Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
1312 * really old SSM file versions.)
1313 */
1314 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
1315 SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
1316 else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
1317 SSMR3HandleSetGCPtrSize(pSSM, HC_ARCH_BITS == 32 ? sizeof(RTGCPTR32) : sizeof(RTGCPTR));
1318
1319 /*
1320 * Figure x86 and ctx field definitions to use for older states.
1321 */
1322 uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
1323 PCSSMFIELD paCpumCtx1Fields = g_aCpumX87Fields;
1324 PCSSMFIELD paCpumCtx2Fields = g_aCpumCtxFields;
1325 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
1326 {
1327 paCpumCtx1Fields = g_aCpumX87FieldsV16;
1328 paCpumCtx2Fields = g_aCpumCtxFieldsV16;
1329 }
1330 else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
1331 {
1332 paCpumCtx1Fields = g_aCpumX87FieldsMem;
1333 paCpumCtx2Fields = g_aCpumCtxFieldsMem;
1334 }
1335
1336 /*
1337 * The hyper state used to preceed the CPU count. Starting with
1338 * XSAVE it was moved down till after we've got the count.
1339 */
1340 if (uVersion < CPUM_SAVED_STATE_VERSION_XSAVE)
1341 {
1342 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1343 {
1344 PVMCPU pVCpu = &pVM->aCpus[iCpu];
1345 X86FXSTATE Ign;
1346 SSMR3GetStructEx(pSSM, &Ign, sizeof(Ign), fLoad | SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
1347 uint64_t uCR3 = pVCpu->cpum.s.Hyper.cr3;
1348 uint64_t uRSP = pVCpu->cpum.s.Hyper.rsp; /* see VMMR3Relocate(). */
1349 SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper),
1350 fLoad | SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
1351 pVCpu->cpum.s.Hyper.cr3 = uCR3;
1352 pVCpu->cpum.s.Hyper.rsp = uRSP;
1353 }
1354 }
1355
1356 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
1357 {
1358 uint32_t cCpus;
1359 rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
1360 AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
1361 VERR_SSM_UNEXPECTED_DATA);
1362 }
1363 AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
1364 || pVM->cCpus == 1,
1365 ("cCpus=%u\n", pVM->cCpus),
1366 VERR_SSM_UNEXPECTED_DATA);
1367
1368 uint32_t cbMsrs = 0;
1369 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
1370 {
1371 rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
1372 AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
1373 VERR_SSM_UNEXPECTED_DATA);
1374 AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
1375 VERR_SSM_UNEXPECTED_DATA);
1376 }
1377
1378 /*
1379 * Do the per-CPU restoring.
1380 */
1381 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1382 {
1383 PVMCPU pVCpu = &pVM->aCpus[iCpu];
1384 PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
1385
1386 if (uVersion >= CPUM_SAVED_STATE_VERSION_XSAVE)
1387 {
1388 /*
1389 * The XSAVE saved state layout moved the hyper state down here.
1390 */
1391 uint64_t uCR3 = pVCpu->cpum.s.Hyper.cr3;
1392 uint64_t uRSP = pVCpu->cpum.s.Hyper.rsp; /* see VMMR3Relocate(). */
1393 rc = SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), 0, g_aCpumCtxFields, NULL);
1394 pVCpu->cpum.s.Hyper.cr3 = uCR3;
1395 pVCpu->cpum.s.Hyper.rsp = uRSP;
1396 AssertRCReturn(rc, rc);
1397
1398 /*
1399 * Start by restoring the CPUMCTX structure and the X86FXSAVE bits of the extended state.
1400 */
1401 rc = SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
1402 rc = SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87), 0, g_aCpumX87Fields, NULL);
1403 AssertRCReturn(rc, rc);
1404
1405 /* Check that the xsave/xrstor mask is valid (invalid results in #GP). */
1406 if (pGstCtx->fXStateMask != 0)
1407 {
1408 AssertLogRelMsgReturn(!(pGstCtx->fXStateMask & ~pVM->cpum.s.fXStateGuestMask),
1409 ("fXStateMask=%#RX64 fXStateGuestMask=%#RX64\n",
1410 pGstCtx->fXStateMask, pVM->cpum.s.fXStateGuestMask),
1411 VERR_CPUM_INCOMPATIBLE_XSAVE_COMP_MASK);
1412 AssertLogRelMsgReturn(pGstCtx->fXStateMask & XSAVE_C_X87,
1413 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1414 AssertLogRelMsgReturn((pGstCtx->fXStateMask & (XSAVE_C_SSE | XSAVE_C_YMM)) != XSAVE_C_YMM,
1415 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1416 AssertLogRelMsgReturn( (pGstCtx->fXStateMask & (XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI)) == 0
1417 || (pGstCtx->fXStateMask & (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI))
1418 == (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI),
1419 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1420 }
1421
1422 /* Check that the XCR0 mask is valid (invalid results in #GP). */
1423 AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87, ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XCR0);
1424 if (pGstCtx->aXcr[0] != XSAVE_C_X87)
1425 {
1426 AssertLogRelMsgReturn(!(pGstCtx->aXcr[0] & ~(pGstCtx->fXStateMask | XSAVE_C_X87)),
1427 ("xcr0=%#RX64 fXStateMask=%#RX64\n", pGstCtx->aXcr[0], pGstCtx->fXStateMask),
1428 VERR_CPUM_INVALID_XCR0);
1429 AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87,
1430 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1431 AssertLogRelMsgReturn((pGstCtx->aXcr[0] & (XSAVE_C_SSE | XSAVE_C_YMM)) != XSAVE_C_YMM,
1432 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1433 AssertLogRelMsgReturn( (pGstCtx->aXcr[0] & (XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI)) == 0
1434 || (pGstCtx->aXcr[0] & (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI))
1435 == (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI),
1436 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
1437 }
1438
1439 /* Check that the XCR1 is zero, as we don't implement it yet. */
1440 AssertLogRelMsgReturn(!pGstCtx->aXcr[1], ("xcr1=%#RX64\n", pGstCtx->aXcr[1]), VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
1441
1442 /*
1443 * Restore the individual extended state components we support.
1444 */
1445 if (pGstCtx->fXStateMask != 0)
1446 {
1447 rc = SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->Hdr, sizeof(pGstCtx->pXStateR3->Hdr),
1448 0, g_aCpumXSaveHdrFields, NULL);
1449 AssertRCReturn(rc, rc);
1450 AssertLogRelMsgReturn(!(pGstCtx->pXStateR3->Hdr.bmXState & ~pGstCtx->fXStateMask),
1451 ("bmXState=%#RX64 fXStateMask=%#RX64\n",
1452 pGstCtx->pXStateR3->Hdr.bmXState, pGstCtx->fXStateMask),
1453 VERR_CPUM_INVALID_XSAVE_HDR);
1454 }
1455 if (pGstCtx->fXStateMask & XSAVE_C_YMM)
1456 {
1457 PX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PX86XSAVEYMMHI);
1458 SSMR3GetStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
1459 }
1460 if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
1461 {
1462 PX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PX86XSAVEBNDREGS);
1463 SSMR3GetStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
1464 }
1465 if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
1466 {
1467 PX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PX86XSAVEBNDCFG);
1468 SSMR3GetStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
1469 }
1470 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
1471 {
1472 PX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PX86XSAVEZMMHI256);
1473 SSMR3GetStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
1474 }
1475 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
1476 {
1477 PX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PX86XSAVEZMM16HI);
1478 SSMR3GetStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
1479 }
1480 }
1481 else
1482 {
1483 /*
1484 * Pre XSAVE saved state.
1485 */
1486 SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87),
1487 fLoad | SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
1488 SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), fLoad | SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
1489 }
1490
1491 /*
1492 * Restore a couple of flags and the MSRs.
1493 */
1494 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fUseFlags);
1495 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
1496
1497 rc = VINF_SUCCESS;
1498 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
1499 rc = SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
1500 else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
1501 {
1502 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
1503 rc = SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
1504 }
1505 AssertRCReturn(rc, rc);
1506
1507 /* REM and other may have cleared must-be-one fields in DR6 and
1508 DR7, fix these. */
1509 pGstCtx->dr[6] &= ~(X86_DR6_RAZ_MASK | X86_DR6_MBZ_MASK);
1510 pGstCtx->dr[6] |= X86_DR6_RA1_MASK;
1511 pGstCtx->dr[7] &= ~(X86_DR7_RAZ_MASK | X86_DR7_MBZ_MASK);
1512 pGstCtx->dr[7] |= X86_DR7_RA1_MASK;
1513 }
1514
1515 /* Older states does not have the internal selector register flags
1516 and valid selector value. Supply those. */
1517 if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
1518 {
1519 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1520 {
1521 PVMCPU pVCpu = &pVM->aCpus[iCpu];
1522 bool const fValid = HMIsEnabled(pVM)
1523 || ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
1524 && !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
1525 PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
1526 if (fValid)
1527 {
1528 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
1529 {
1530 paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
1531 paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
1532 }
1533
1534 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
1535 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
1536 }
1537 else
1538 {
1539 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
1540 {
1541 paSelReg[iSelReg].fFlags = 0;
1542 paSelReg[iSelReg].ValidSel = 0;
1543 }
1544
1545 /* This might not be 104% correct, but I think it's close
1546 enough for all practical purposes... (REM always loaded
1547 LDTR registers.) */
1548 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
1549 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
1550 }
1551 pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
1552 pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
1553 }
1554 }
1555
1556 /* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
1557 if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
1558 && uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
1559 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1560 pVM->aCpus[iCpu].cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
1561
1562 /*
1563 * A quick sanity check.
1564 */
1565 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1566 {
1567 PVMCPU pVCpu = &pVM->aCpus[iCpu];
1568 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1569 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1570 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1571 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1572 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1573 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
1574 }
1575 }
1576
1577 pVM->cpum.s.fPendingRestore = false;
1578
1579 /*
1580 * Guest CPUIDs.
1581 */
1582 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2)
1583 return cpumR3LoadCpuId(pVM, pSSM, uVersion);
1584 return cpumR3LoadCpuIdPre32(pVM, pSSM, uVersion);
1585}
1586
1587
1588/**
1589 * @callback_method_impl{FNSSMINTLOADDONE}
1590 */
1591static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
1592{
1593 if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
1594 return VINF_SUCCESS;
1595
1596 /* just check this since we can. */ /** @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
1597 if (pVM->cpum.s.fPendingRestore)
1598 {
1599 LogRel(("CPUM: Missing state!\n"));
1600 return VERR_INTERNAL_ERROR_2;
1601 }
1602
1603 bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
1604 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1605 {
1606 PVMCPU pVCpu = &pVM->aCpus[idCpu];
1607
1608 /* Notify PGM of the NXE states in case they've changed. */
1609 PGMNotifyNxeChanged(pVCpu, RT_BOOL(pVCpu->cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
1610
1611 /* Cache the local APIC base from the APIC device. During init. this is done in CPUMR3ResetCpu(). */
1612 PDMApicGetBaseMsr(pVCpu, &pVCpu->cpum.s.Guest.msrApicBase, true /* fIgnoreErrors */);
1613#ifdef VBOX_WITH_NEW_APIC
1614 LogRel(("CPUM%u: Cached APIC base MSR = %#RX64\n", idCpu, pVCpu->cpum.s.Guest.msrApicBase));
1615#endif
1616
1617 /* During init. this is done in CPUMR3InitCompleted(). */
1618 if (fSupportsLongMode)
1619 pVCpu->cpum.s.fUseFlags |= CPUM_USE_SUPPORTS_LONGMODE;
1620 }
1621 return VINF_SUCCESS;
1622}
1623
1624
1625/**
1626 * Checks if the CPUM state restore is still pending.
1627 *
1628 * @returns true / false.
1629 * @param pVM The cross context VM structure.
1630 */
1631VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
1632{
1633 return pVM->cpum.s.fPendingRestore;
1634}
1635
1636
1637/**
1638 * Formats the EFLAGS value into mnemonics.
1639 *
1640 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
1641 * @param efl The EFLAGS value.
1642 */
1643static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
1644{
1645 /*
1646 * Format the flags.
1647 */
1648 static const struct
1649 {
1650 const char *pszSet; const char *pszClear; uint32_t fFlag;
1651 } s_aFlags[] =
1652 {
1653 { "vip",NULL, X86_EFL_VIP },
1654 { "vif",NULL, X86_EFL_VIF },
1655 { "ac", NULL, X86_EFL_AC },
1656 { "vm", NULL, X86_EFL_VM },
1657 { "rf", NULL, X86_EFL_RF },
1658 { "nt", NULL, X86_EFL_NT },
1659 { "ov", "nv", X86_EFL_OF },
1660 { "dn", "up", X86_EFL_DF },
1661 { "ei", "di", X86_EFL_IF },
1662 { "tf", NULL, X86_EFL_TF },
1663 { "nt", "pl", X86_EFL_SF },
1664 { "nz", "zr", X86_EFL_ZF },
1665 { "ac", "na", X86_EFL_AF },
1666 { "po", "pe", X86_EFL_PF },
1667 { "cy", "nc", X86_EFL_CF },
1668 };
1669 char *psz = pszEFlags;
1670 for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
1671 {
1672 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
1673 if (pszAdd)
1674 {
1675 strcpy(psz, pszAdd);
1676 psz += strlen(pszAdd);
1677 *psz++ = ' ';
1678 }
1679 }
1680 psz[-1] = '\0';
1681}
1682
1683
1684/**
1685 * Formats a full register dump.
1686 *
1687 * @param pVM The cross context VM structure.
1688 * @param pCtx The context to format.
1689 * @param pCtxCore The context core to format.
1690 * @param pHlp Output functions.
1691 * @param enmType The dump type.
1692 * @param pszPrefix Register name prefix.
1693 */
1694static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType,
1695 const char *pszPrefix)
1696{
1697 NOREF(pVM);
1698
1699 /*
1700 * Format the EFLAGS.
1701 */
1702 uint32_t efl = pCtxCore->eflags.u32;
1703 char szEFlags[80];
1704 cpumR3InfoFormatFlags(&szEFlags[0], efl);
1705
1706 /*
1707 * Format the registers.
1708 */
1709 switch (enmType)
1710 {
1711 case CPUMDUMPTYPE_TERSE:
1712 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1713 pHlp->pfnPrintf(pHlp,
1714 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1715 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1716 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1717 "%sr14=%016RX64 %sr15=%016RX64\n"
1718 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1719 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
1720 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1721 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1722 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1723 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1724 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
1725 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
1726 else
1727 pHlp->pfnPrintf(pHlp,
1728 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1729 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1730 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
1731 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1732 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1733 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
1734 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
1735 break;
1736
1737 case CPUMDUMPTYPE_DEFAULT:
1738 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1739 pHlp->pfnPrintf(pHlp,
1740 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1741 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1742 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1743 "%sr14=%016RX64 %sr15=%016RX64\n"
1744 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1745 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
1746 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
1747 ,
1748 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1749 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1750 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1751 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1752 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
1753 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
1754 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1755 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
1756 else
1757 pHlp->pfnPrintf(pHlp,
1758 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1759 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1760 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
1761 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
1762 ,
1763 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1764 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1765 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
1766 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
1767 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1768 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
1769 break;
1770
1771 case CPUMDUMPTYPE_VERBOSE:
1772 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1773 pHlp->pfnPrintf(pHlp,
1774 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1775 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1776 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1777 "%sr14=%016RX64 %sr15=%016RX64\n"
1778 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1779 "%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1780 "%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1781 "%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1782 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1783 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1784 "%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1785 "%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
1786 "%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
1787 "%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
1788 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
1789 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1790 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1791 "%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
1792 ,
1793 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1794 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1795 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1796 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1797 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
1798 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
1799 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
1800 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
1801 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
1802 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
1803 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1804 pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
1805 pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
1806 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
1807 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
1808 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
1809 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
1810 else
1811 pHlp->pfnPrintf(pHlp,
1812 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1813 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1814 "%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
1815 "%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
1816 "%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
1817 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
1818 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
1819 "%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
1820 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
1821 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1822 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1823 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1824 ,
1825 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1826 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1827 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
1828 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
1829 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
1830 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
1831 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
1832 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1833 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
1834 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
1835 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
1836 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
1837
1838 pHlp->pfnPrintf(pHlp, "%sxcr=%016RX64 %sxcr1=%016RX64 %sxss=%016RX64 (fXStateMask=%016RX64)\n",
1839 pszPrefix, pCtx->aXcr[0], pszPrefix, pCtx->aXcr[1],
1840 pszPrefix, UINT64_C(0) /** @todo XSS */, pCtx->fXStateMask);
1841 if (pCtx->CTX_SUFF(pXState))
1842 {
1843 PX86FXSTATE pFpuCtx = &pCtx->CTX_SUFF(pXState)->x87;
1844 pHlp->pfnPrintf(pHlp,
1845 "%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
1846 "%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
1847 ,
1848 pszPrefix, pFpuCtx->FCW, pszPrefix, pFpuCtx->FSW, pszPrefix, pFpuCtx->FTW, pszPrefix, pFpuCtx->FOP,
1849 pszPrefix, pFpuCtx->MXCSR, pszPrefix, pFpuCtx->MXCSR_MASK,
1850 pszPrefix, pFpuCtx->FPUIP, pszPrefix, pFpuCtx->CS, pszPrefix, pFpuCtx->Rsrvd1,
1851 pszPrefix, pFpuCtx->FPUDP, pszPrefix, pFpuCtx->DS, pszPrefix, pFpuCtx->Rsrvd2
1852 );
1853 /*
1854 * The FSAVE style memory image contains ST(0)-ST(7) at increasing addresses,
1855 * not (FP)R0-7 as Intel SDM suggests.
1856 */
1857 unsigned iShift = (pFpuCtx->FSW >> 11) & 7;
1858 for (unsigned iST = 0; iST < RT_ELEMENTS(pFpuCtx->aRegs); iST++)
1859 {
1860 unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pFpuCtx->aRegs);
1861 unsigned uTag = (pFpuCtx->FTW >> (2 * iFPR)) & 3;
1862 char chSign = pFpuCtx->aRegs[iST].au16[4] & 0x8000 ? '-' : '+';
1863 unsigned iInteger = (unsigned)(pFpuCtx->aRegs[iST].au64[0] >> 63);
1864 uint64_t u64Fraction = pFpuCtx->aRegs[iST].au64[0] & UINT64_C(0x7fffffffffffffff);
1865 int iExponent = pFpuCtx->aRegs[iST].au16[4] & 0x7fff;
1866 iExponent -= 16383; /* subtract bias */
1867 /** @todo This isn't entirenly correct and needs more work! */
1868 pHlp->pfnPrintf(pHlp,
1869 "%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu * 2 ^ %d (*)",
1870 pszPrefix, iST, pszPrefix, iFPR,
1871 pFpuCtx->aRegs[iST].au16[4], pFpuCtx->aRegs[iST].au32[1], pFpuCtx->aRegs[iST].au32[0],
1872 uTag, chSign, iInteger, u64Fraction, iExponent);
1873 if (pFpuCtx->aRegs[iST].au16[5] || pFpuCtx->aRegs[iST].au16[6] || pFpuCtx->aRegs[iST].au16[7])
1874 pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
1875 pFpuCtx->aRegs[iST].au16[5], pFpuCtx->aRegs[iST].au16[6], pFpuCtx->aRegs[iST].au16[7]);
1876 else
1877 pHlp->pfnPrintf(pHlp, "\n");
1878 }
1879
1880 /* XMM/YMM/ZMM registers. */
1881 if (pCtx->fXStateMask & XSAVE_C_YMM)
1882 {
1883 PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
1884 if (!(pCtx->fXStateMask & XSAVE_C_ZMM_HI256))
1885 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
1886 pHlp->pfnPrintf(pHlp, "%sYMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
1887 pszPrefix, i, i < 10 ? " " : "",
1888 pYmmHiCtx->aYmmHi[i].au32[3],
1889 pYmmHiCtx->aYmmHi[i].au32[2],
1890 pYmmHiCtx->aYmmHi[i].au32[1],
1891 pYmmHiCtx->aYmmHi[i].au32[0],
1892 pFpuCtx->aXMM[i].au32[3],
1893 pFpuCtx->aXMM[i].au32[2],
1894 pFpuCtx->aXMM[i].au32[1],
1895 pFpuCtx->aXMM[i].au32[0]);
1896 else
1897 {
1898 PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
1899 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
1900 pHlp->pfnPrintf(pHlp,
1901 "%sZMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
1902 pszPrefix, i, i < 10 ? " " : "",
1903 pZmmHi256->aHi256Regs[i].au32[7],
1904 pZmmHi256->aHi256Regs[i].au32[6],
1905 pZmmHi256->aHi256Regs[i].au32[5],
1906 pZmmHi256->aHi256Regs[i].au32[4],
1907 pZmmHi256->aHi256Regs[i].au32[3],
1908 pZmmHi256->aHi256Regs[i].au32[2],
1909 pZmmHi256->aHi256Regs[i].au32[1],
1910 pZmmHi256->aHi256Regs[i].au32[0],
1911 pYmmHiCtx->aYmmHi[i].au32[3],
1912 pYmmHiCtx->aYmmHi[i].au32[2],
1913 pYmmHiCtx->aYmmHi[i].au32[1],
1914 pYmmHiCtx->aYmmHi[i].au32[0],
1915 pFpuCtx->aXMM[i].au32[3],
1916 pFpuCtx->aXMM[i].au32[2],
1917 pFpuCtx->aXMM[i].au32[1],
1918 pFpuCtx->aXMM[i].au32[0]);
1919
1920 PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
1921 for (unsigned i = 0; i < RT_ELEMENTS(pZmm16Hi->aRegs); i++)
1922 pHlp->pfnPrintf(pHlp,
1923 "%sZMM%u=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
1924 pszPrefix, i + 16,
1925 pZmm16Hi->aRegs[i].au32[15],
1926 pZmm16Hi->aRegs[i].au32[14],
1927 pZmm16Hi->aRegs[i].au32[13],
1928 pZmm16Hi->aRegs[i].au32[12],
1929 pZmm16Hi->aRegs[i].au32[11],
1930 pZmm16Hi->aRegs[i].au32[10],
1931 pZmm16Hi->aRegs[i].au32[9],
1932 pZmm16Hi->aRegs[i].au32[8],
1933 pZmm16Hi->aRegs[i].au32[7],
1934 pZmm16Hi->aRegs[i].au32[6],
1935 pZmm16Hi->aRegs[i].au32[5],
1936 pZmm16Hi->aRegs[i].au32[4],
1937 pZmm16Hi->aRegs[i].au32[3],
1938 pZmm16Hi->aRegs[i].au32[2],
1939 pZmm16Hi->aRegs[i].au32[1],
1940 pZmm16Hi->aRegs[i].au32[0]);
1941 }
1942 }
1943 else
1944 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
1945 pHlp->pfnPrintf(pHlp,
1946 i & 1
1947 ? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
1948 : "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
1949 pszPrefix, i, i < 10 ? " " : "",
1950 pFpuCtx->aXMM[i].au32[3],
1951 pFpuCtx->aXMM[i].au32[2],
1952 pFpuCtx->aXMM[i].au32[1],
1953 pFpuCtx->aXMM[i].au32[0]);
1954
1955 if (pCtx->fXStateMask & XSAVE_C_OPMASK)
1956 {
1957 PCX86XSAVEOPMASK pOpMask = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_OPMASK_BIT, PCX86XSAVEOPMASK);
1958 for (unsigned i = 0; i < RT_ELEMENTS(pOpMask->aKRegs); i += 4)
1959 pHlp->pfnPrintf(pHlp, "%sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64\n",
1960 pszPrefix, i + 0, pOpMask->aKRegs[i + 0],
1961 pszPrefix, i + 1, pOpMask->aKRegs[i + 1],
1962 pszPrefix, i + 2, pOpMask->aKRegs[i + 2],
1963 pszPrefix, i + 3, pOpMask->aKRegs[i + 3]);
1964 }
1965
1966 if (pCtx->fXStateMask & XSAVE_C_BNDREGS)
1967 {
1968 PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
1969 for (unsigned i = 0; i < RT_ELEMENTS(pBndRegs->aRegs); i += 2)
1970 pHlp->pfnPrintf(pHlp, "%sBNDREG%u=%016RX64/%016RX64 %sBNDREG%u=%016RX64/%016RX64\n",
1971 pszPrefix, i, pBndRegs->aRegs[i].uLowerBound, pBndRegs->aRegs[i].uUpperBound,
1972 pszPrefix, i + 1, pBndRegs->aRegs[i + 1].uLowerBound, pBndRegs->aRegs[i + 1].uUpperBound);
1973 }
1974
1975 if (pCtx->fXStateMask & XSAVE_C_BNDCSR)
1976 {
1977 PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
1978 pHlp->pfnPrintf(pHlp, "%sBNDCFG.CONFIG=%016RX64 %sBNDCFG.STATUS=%016RX64\n",
1979 pszPrefix, pBndCfg->fConfig, pszPrefix, pBndCfg->fStatus);
1980 }
1981
1982 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->au32RsrvdRest); i++)
1983 if (pFpuCtx->au32RsrvdRest[i])
1984 pHlp->pfnPrintf(pHlp, "%sRsrvdRest[%u]=%RX32 (offset=%#x)\n",
1985 pszPrefix, i, pFpuCtx->au32RsrvdRest[i], RT_OFFSETOF(X86FXSTATE, au32RsrvdRest[i]) );
1986 }
1987
1988 pHlp->pfnPrintf(pHlp,
1989 "%sEFER =%016RX64\n"
1990 "%sPAT =%016RX64\n"
1991 "%sSTAR =%016RX64\n"
1992 "%sCSTAR =%016RX64\n"
1993 "%sLSTAR =%016RX64\n"
1994 "%sSFMASK =%016RX64\n"
1995 "%sKERNELGSBASE =%016RX64\n",
1996 pszPrefix, pCtx->msrEFER,
1997 pszPrefix, pCtx->msrPAT,
1998 pszPrefix, pCtx->msrSTAR,
1999 pszPrefix, pCtx->msrCSTAR,
2000 pszPrefix, pCtx->msrLSTAR,
2001 pszPrefix, pCtx->msrSFMASK,
2002 pszPrefix, pCtx->msrKERNELGSBASE);
2003 break;
2004 }
2005}
2006
2007
2008/**
2009 * Display all cpu states and any other cpum info.
2010 *
2011 * @param pVM The cross context VM structure.
2012 * @param pHlp The info helper functions.
2013 * @param pszArgs Arguments, ignored.
2014 */
2015static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2016{
2017 cpumR3InfoGuest(pVM, pHlp, pszArgs);
2018 cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
2019 cpumR3InfoHyper(pVM, pHlp, pszArgs);
2020 cpumR3InfoHost(pVM, pHlp, pszArgs);
2021}
2022
2023
2024/**
2025 * Parses the info argument.
2026 *
2027 * The argument starts with 'verbose', 'terse' or 'default' and then
2028 * continues with the comment string.
2029 *
2030 * @param pszArgs The pointer to the argument string.
2031 * @param penmType Where to store the dump type request.
2032 * @param ppszComment Where to store the pointer to the comment string.
2033 */
2034static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
2035{
2036 if (!pszArgs)
2037 {
2038 *penmType = CPUMDUMPTYPE_DEFAULT;
2039 *ppszComment = "";
2040 }
2041 else
2042 {
2043 if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
2044 {
2045 pszArgs += 7;
2046 *penmType = CPUMDUMPTYPE_VERBOSE;
2047 }
2048 else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
2049 {
2050 pszArgs += 5;
2051 *penmType = CPUMDUMPTYPE_TERSE;
2052 }
2053 else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
2054 {
2055 pszArgs += 7;
2056 *penmType = CPUMDUMPTYPE_DEFAULT;
2057 }
2058 else
2059 *penmType = CPUMDUMPTYPE_DEFAULT;
2060 *ppszComment = RTStrStripL(pszArgs);
2061 }
2062}
2063
2064
2065/**
2066 * Display the guest cpu state.
2067 *
2068 * @param pVM The cross context VM structure.
2069 * @param pHlp The info helper functions.
2070 * @param pszArgs Arguments, ignored.
2071 */
2072static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2073{
2074 CPUMDUMPTYPE enmType;
2075 const char *pszComment;
2076 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
2077
2078 PVMCPU pVCpu = VMMGetCpu(pVM);
2079 if (!pVCpu)
2080 pVCpu = &pVM->aCpus[0];
2081
2082 pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
2083
2084 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
2085 cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
2086}
2087
2088
2089/**
2090 * Display the current guest instruction
2091 *
2092 * @param pVM The cross context VM structure.
2093 * @param pHlp The info helper functions.
2094 * @param pszArgs Arguments, ignored.
2095 */
2096static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2097{
2098 NOREF(pszArgs);
2099
2100 PVMCPU pVCpu = VMMGetCpu(pVM);
2101 if (!pVCpu)
2102 pVCpu = &pVM->aCpus[0];
2103
2104 char szInstruction[256];
2105 szInstruction[0] = '\0';
2106 DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
2107 pHlp->pfnPrintf(pHlp, "\nCPUM%u: %s\n\n", pVCpu->idCpu, szInstruction);
2108}
2109
2110
2111/**
2112 * Display the hypervisor cpu state.
2113 *
2114 * @param pVM The cross context VM structure.
2115 * @param pHlp The info helper functions.
2116 * @param pszArgs Arguments, ignored.
2117 */
2118static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2119{
2120 PVMCPU pVCpu = VMMGetCpu(pVM);
2121 if (!pVCpu)
2122 pVCpu = &pVM->aCpus[0];
2123
2124 CPUMDUMPTYPE enmType;
2125 const char *pszComment;
2126 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
2127 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
2128 cpumR3InfoOne(pVM, &pVCpu->cpum.s.Hyper, CPUMCTX2CORE(&pVCpu->cpum.s.Hyper), pHlp, enmType, ".");
2129 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
2130}
2131
2132
2133/**
2134 * Display the host cpu state.
2135 *
2136 * @param pVM The cross context VM structure.
2137 * @param pHlp The info helper functions.
2138 * @param pszArgs Arguments, ignored.
2139 */
2140static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2141{
2142 CPUMDUMPTYPE enmType;
2143 const char *pszComment;
2144 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
2145 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
2146
2147 PVMCPU pVCpu = VMMGetCpu(pVM);
2148 if (!pVCpu)
2149 pVCpu = &pVM->aCpus[0];
2150 PCPUMHOSTCTX pCtx = &pVCpu->cpum.s.Host;
2151
2152 /*
2153 * Format the EFLAGS.
2154 */
2155#if HC_ARCH_BITS == 32
2156 uint32_t efl = pCtx->eflags.u32;
2157#else
2158 uint64_t efl = pCtx->rflags;
2159#endif
2160 char szEFlags[80];
2161 cpumR3InfoFormatFlags(&szEFlags[0], efl);
2162
2163 /*
2164 * Format the registers.
2165 */
2166#if HC_ARCH_BITS == 32
2167 pHlp->pfnPrintf(pHlp,
2168 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
2169 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
2170 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
2171 "cr0=%08RX64 cr2=xxxxxxxx cr3=%08RX64 cr4=%08RX64 gdtr=%08x:%04x ldtr=%04x\n"
2172 "dr[0]=%08RX64 dr[1]=%08RX64x dr[2]=%08RX64 dr[3]=%08RX64x dr[6]=%08RX64 dr[7]=%08RX64\n"
2173 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
2174 ,
2175 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
2176 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
2177 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
2178 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
2179 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
2180 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->ldtr,
2181 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
2182#else
2183 pHlp->pfnPrintf(pHlp,
2184 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
2185 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
2186 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
2187 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
2188 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
2189 "r14=%016RX64 r15=%016RX64\n"
2190 "iopl=%d %31s\n"
2191 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
2192 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
2193 "cr4=%016RX64 ldtr=%04x tr=%04x\n"
2194 "dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
2195 "dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
2196 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
2197 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
2198 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
2199 ,
2200 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
2201 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
2202 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
2203 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
2204 pCtx->r11, pCtx->r12, pCtx->r13,
2205 pCtx->r14, pCtx->r15,
2206 X86_EFL_GET_IOPL(efl), szEFlags,
2207 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
2208 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
2209 pCtx->cr4, pCtx->ldtr, pCtx->tr,
2210 pCtx->dr0, pCtx->dr1, pCtx->dr2,
2211 pCtx->dr3, pCtx->dr6, pCtx->dr7,
2212 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
2213 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
2214 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
2215#endif
2216}
2217
2218/**
2219 * Structure used when disassembling and instructions in DBGF.
2220 * This is used so the reader function can get the stuff it needs.
2221 */
2222typedef struct CPUMDISASSTATE
2223{
2224 /** Pointer to the CPU structure. */
2225 PDISCPUSTATE pCpu;
2226 /** Pointer to the VM. */
2227 PVM pVM;
2228 /** Pointer to the VMCPU. */
2229 PVMCPU pVCpu;
2230 /** Pointer to the first byte in the segment. */
2231 RTGCUINTPTR GCPtrSegBase;
2232 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
2233 RTGCUINTPTR GCPtrSegEnd;
2234 /** The size of the segment minus 1. */
2235 RTGCUINTPTR cbSegLimit;
2236 /** Pointer to the current page - R3 Ptr. */
2237 void const *pvPageR3;
2238 /** Pointer to the current page - GC Ptr. */
2239 RTGCPTR pvPageGC;
2240 /** The lock information that PGMPhysReleasePageMappingLock needs. */
2241 PGMPAGEMAPLOCK PageMapLock;
2242 /** Whether the PageMapLock is valid or not. */
2243 bool fLocked;
2244 /** 64 bits mode or not. */
2245 bool f64Bits;
2246} CPUMDISASSTATE, *PCPUMDISASSTATE;
2247
2248
2249/**
2250 * @callback_method_impl{FNDISREADBYTES}
2251 */
2252static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
2253{
2254 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
2255 for (;;)
2256 {
2257 RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
2258
2259 /*
2260 * Need to update the page translation?
2261 */
2262 if ( !pState->pvPageR3
2263 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
2264 {
2265 int rc = VINF_SUCCESS;
2266
2267 /* translate the address */
2268 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
2269 if ( !HMIsEnabled(pState->pVM)
2270 && MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
2271 {
2272 pState->pvPageR3 = MMHyperRCToR3(pState->pVM, (RTRCPTR)pState->pvPageGC);
2273 if (!pState->pvPageR3)
2274 rc = VERR_INVALID_POINTER;
2275 }
2276 else
2277 {
2278 /* Release mapping lock previously acquired. */
2279 if (pState->fLocked)
2280 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
2281 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
2282 pState->fLocked = RT_SUCCESS_NP(rc);
2283 }
2284 if (RT_FAILURE(rc))
2285 {
2286 pState->pvPageR3 = NULL;
2287 return rc;
2288 }
2289 }
2290
2291 /*
2292 * Check the segment limit.
2293 */
2294 if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
2295 return VERR_OUT_OF_SELECTOR_BOUNDS;
2296
2297 /*
2298 * Calc how much we can read.
2299 */
2300 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
2301 if (!pState->f64Bits)
2302 {
2303 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
2304 if (cb > cbSeg && cbSeg)
2305 cb = cbSeg;
2306 }
2307 if (cb > cbMaxRead)
2308 cb = cbMaxRead;
2309
2310 /*
2311 * Read and advance or exit.
2312 */
2313 memcpy(&pDis->abInstr[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
2314 offInstr += (uint8_t)cb;
2315 if (cb >= cbMinRead)
2316 {
2317 pDis->cbCachedInstr = offInstr;
2318 return VINF_SUCCESS;
2319 }
2320 cbMinRead -= (uint8_t)cb;
2321 cbMaxRead -= (uint8_t)cb;
2322 }
2323}
2324
2325
2326/**
2327 * Disassemble an instruction and return the information in the provided structure.
2328 *
2329 * @returns VBox status code.
2330 * @param pVM The cross context VM structure.
2331 * @param pVCpu The cross context virtual CPU structure.
2332 * @param pCtx Pointer to the guest CPU context.
2333 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
2334 * @param pCpu Disassembly state.
2335 * @param pszPrefix String prefix for logging (debug only).
2336 *
2337 */
2338VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu,
2339 const char *pszPrefix)
2340{
2341 CPUMDISASSTATE State;
2342 int rc;
2343
2344 const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
2345 State.pCpu = pCpu;
2346 State.pvPageGC = 0;
2347 State.pvPageR3 = NULL;
2348 State.pVM = pVM;
2349 State.pVCpu = pVCpu;
2350 State.fLocked = false;
2351 State.f64Bits = false;
2352
2353 /*
2354 * Get selector information.
2355 */
2356 DISCPUMODE enmDisCpuMode;
2357 if ( (pCtx->cr0 & X86_CR0_PE)
2358 && pCtx->eflags.Bits.u1VM == 0)
2359 {
2360 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
2361 {
2362# ifdef VBOX_WITH_RAW_MODE_NOT_R0
2363 CPUMGuestLazyLoadHiddenSelectorReg(pVCpu, &pCtx->cs);
2364# endif
2365 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
2366 return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
2367 }
2368 State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
2369 State.GCPtrSegBase = pCtx->cs.u64Base;
2370 State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
2371 State.cbSegLimit = pCtx->cs.u32Limit;
2372 enmDisCpuMode = (State.f64Bits)
2373 ? DISCPUMODE_64BIT
2374 : pCtx->cs.Attr.n.u1DefBig
2375 ? DISCPUMODE_32BIT
2376 : DISCPUMODE_16BIT;
2377 }
2378 else
2379 {
2380 /* real or V86 mode */
2381 enmDisCpuMode = DISCPUMODE_16BIT;
2382 State.GCPtrSegBase = pCtx->cs.Sel * 16;
2383 State.GCPtrSegEnd = 0xFFFFFFFF;
2384 State.cbSegLimit = 0xFFFFFFFF;
2385 }
2386
2387 /*
2388 * Disassemble the instruction.
2389 */
2390 uint32_t cbInstr;
2391#ifndef LOG_ENABLED
2392 RT_NOREF_PV(pszPrefix);
2393 rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pCpu, &cbInstr);
2394 if (RT_SUCCESS(rc))
2395 {
2396#else
2397 char szOutput[160];
2398 rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
2399 pCpu, &cbInstr, szOutput, sizeof(szOutput));
2400 if (RT_SUCCESS(rc))
2401 {
2402 /* log it */
2403 if (pszPrefix)
2404 Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
2405 else
2406 Log(("%s", szOutput));
2407#endif
2408 rc = VINF_SUCCESS;
2409 }
2410 else
2411 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
2412
2413 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
2414 if (State.fLocked)
2415 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
2416
2417 return rc;
2418}
2419
2420
2421
2422/**
2423 * API for controlling a few of the CPU features found in CR4.
2424 *
2425 * Currently only X86_CR4_TSD is accepted as input.
2426 *
2427 * @returns VBox status code.
2428 *
2429 * @param pVM The cross context VM structure.
2430 * @param fOr The CR4 OR mask.
2431 * @param fAnd The CR4 AND mask.
2432 */
2433VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
2434{
2435 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
2436 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
2437
2438 pVM->cpum.s.CR4.OrMask &= fAnd;
2439 pVM->cpum.s.CR4.OrMask |= fOr;
2440
2441 return VINF_SUCCESS;
2442}
2443
2444
2445/**
2446 * Enters REM, gets and resets the changed flags (CPUM_CHANGED_*).
2447 *
2448 * Only REM should ever call this function!
2449 *
2450 * @returns The changed flags.
2451 * @param pVCpu The cross context virtual CPU structure.
2452 * @param puCpl Where to return the current privilege level (CPL).
2453 */
2454VMMR3DECL(uint32_t) CPUMR3RemEnter(PVMCPU pVCpu, uint32_t *puCpl)
2455{
2456 Assert(!pVCpu->cpum.s.fRawEntered);
2457 Assert(!pVCpu->cpum.s.fRemEntered);
2458
2459 /*
2460 * Get the CPL first.
2461 */
2462 *puCpl = CPUMGetGuestCPL(pVCpu);
2463
2464 /*
2465 * Get and reset the flags.
2466 */
2467 uint32_t fFlags = pVCpu->cpum.s.fChanged;
2468 pVCpu->cpum.s.fChanged = 0;
2469
2470 /** @todo change the switcher to use the fChanged flags. */
2471 if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_SINCE_REM)
2472 {
2473 fFlags |= CPUM_CHANGED_FPU_REM;
2474 pVCpu->cpum.s.fUseFlags &= ~CPUM_USED_FPU_SINCE_REM;
2475 }
2476
2477 pVCpu->cpum.s.fRemEntered = true;
2478 return fFlags;
2479}
2480
2481
2482/**
2483 * Leaves REM.
2484 *
2485 * @param pVCpu The cross context virtual CPU structure.
2486 * @param fNoOutOfSyncSels This is @c false if there are out of sync
2487 * registers.
2488 */
2489VMMR3DECL(void) CPUMR3RemLeave(PVMCPU pVCpu, bool fNoOutOfSyncSels)
2490{
2491 Assert(!pVCpu->cpum.s.fRawEntered);
2492 Assert(pVCpu->cpum.s.fRemEntered);
2493
2494 RT_NOREF_PV(fNoOutOfSyncSels);
2495
2496 pVCpu->cpum.s.fRemEntered = false;
2497}
2498
2499
2500/**
2501 * Called when the ring-3 init phase completes.
2502 *
2503 * @returns VBox status code.
2504 * @param pVM The cross context VM structure.
2505 * @param enmWhat Which init phase.
2506 */
2507VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
2508{
2509 switch (enmWhat)
2510 {
2511 case VMINITCOMPLETED_RING3:
2512 {
2513 /*
2514 * Figure out if the guest uses 32-bit or 64-bit FPU state at runtime for 64-bit capable VMs.
2515 * Only applicable/used on 64-bit hosts, refer CPUMR0A.asm. See @bugref{7138}.
2516 */
2517 bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
2518 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2519 {
2520 PVMCPU pVCpu = &pVM->aCpus[i];
2521 /* While loading a saved-state we fix it up in, cpumR3LoadDone(). */
2522 if (fSupportsLongMode)
2523 pVCpu->cpum.s.fUseFlags |= CPUM_USE_SUPPORTS_LONGMODE;
2524 }
2525
2526 cpumR3MsrRegStats(pVM);
2527 break;
2528 }
2529
2530 case VMINITCOMPLETED_RING0:
2531 {
2532 /* Cache the APIC base (from the APIC device) once it has been initialized. */
2533 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2534 {
2535 PVMCPU pVCpu = &pVM->aCpus[i];
2536 PDMApicGetBaseMsr(pVCpu, &pVCpu->cpum.s.Guest.msrApicBase, true /* fIgnoreErrors */);
2537#ifdef VBOX_WITH_NEW_APIC
2538 LogRel(("CPUM%u: Cached APIC base MSR = %#RX64\n", i, pVCpu->cpum.s.Guest.msrApicBase));
2539#endif
2540 }
2541 break;
2542 }
2543
2544 default:
2545 break;
2546 }
2547 return VINF_SUCCESS;
2548}
2549
2550
2551/**
2552 * Called when the ring-0 init phases completed.
2553 *
2554 * @param pVM The cross context VM structure.
2555 */
2556VMMR3DECL(void) CPUMR3LogCpuIds(PVM pVM)
2557{
2558 /*
2559 * Log the cpuid.
2560 */
2561 bool fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
2562 RTCPUSET OnlineSet;
2563 LogRel(("CPUM: Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
2564 (unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
2565 RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
2566 RTCPUID cCores = RTMpGetCoreCount();
2567 if (cCores)
2568 LogRel(("CPUM: Physical host cores: %u\n", (unsigned)cCores));
2569 LogRel(("************************* CPUID dump ************************\n"));
2570 DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
2571 LogRel(("\n"));
2572 DBGFR3_INFO_LOG_SAFE(pVM, "cpuid", "verbose"); /* macro */
2573 RTLogRelSetBuffering(fOldBuffered);
2574 LogRel(("******************** End of CPUID dump **********************\n"));
2575}
2576
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette