CPUM.cpp@ 81792

Last change on this file since 81792 was 81792, checked in by vboxsync, 5 years ago
VMM/CPUM: Nested VMX: bugref:9180 Outdated comment. We dump VMX/SVM state that the VM is configured with, not when the guest is in VMX/SVM nested-guest mode.
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 239.6 KB

Line
1	/* $Id: CPUM.cpp 81792 2019-11-12 08:47:21Z vboxsync $ */
2	/** @file
3	* CPUM - CPU Monitor / Manager.
4	*/
5
6	/*
7	* Copyright (C) 2006-2019 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	/** @page pg_cpum CPUM - CPU Monitor / Manager
19	*
20	* The CPU Monitor / Manager keeps track of all the CPU registers. It is
21	* also responsible for lazy FPU handling and some of the context loading
22	* in raw mode.
23	*
24	* There are three CPU contexts, the most important one is the guest one (GC).
25	* When running in raw-mode (RC) there is a special hyper context for the VMM
26	* part that floats around inside the guest address space. When running in
27	* raw-mode, CPUM also maintains a host context for saving and restoring
28	* registers across world switches. This latter is done in cooperation with the
29	* world switcher (@see pg_vmm).
30	*
31	* @see grp_cpum
32	*
33	* @section sec_cpum_fpu FPU / SSE / AVX / ++ state.
34	*
35	* TODO: proper write up, currently just some notes.
36	*
37	* The ring-0 FPU handling per OS:
38	*
39	* - 64-bit Windows uses XMM registers in the kernel as part of the calling
40	* convention (Visual C++ doesn't seem to have a way to disable
41	* generating such code either), so CR0.TS/EM are always zero from what I
42	* can tell. We are also forced to always load/save the guest XMM0-XMM15
43	* registers when entering/leaving guest context. Interrupt handlers
44	* using FPU/SSE will offically have call save and restore functions
45	* exported by the kernel, if the really really have to use the state.
46	*
47	* - 32-bit windows does lazy FPU handling, I think, probably including
48	* lazying saving. The Windows Internals book states that it's a bad
49	* idea to use the FPU in kernel space. However, it looks like it will
50	* restore the FPU state of the current thread in case of a kernel \#NM.
51	* Interrupt handlers should be same as for 64-bit.
52	*
53	* - Darwin allows taking \#NM in kernel space, restoring current thread's
54	* state if I read the code correctly. It saves the FPU state of the
55	* outgoing thread, and uses CR0.TS to lazily load the state of the
56	* incoming one. No idea yet how the FPU is treated by interrupt
57	* handlers, i.e. whether they are allowed to disable the state or
58	* something.
59	*
60	* - Linux also allows \#NM in kernel space (don't know since when), and
61	* uses CR0.TS for lazy loading. Saves outgoing thread's state, lazy
62	* loads the incoming unless configured to agressivly load it. Interrupt
63	* handlers can ask whether they're allowed to use the FPU, and may
64	* freely trash the state if Linux thinks it has saved the thread's state
65	* already. This is a problem.
66	*
67	* - Solaris will, from what I can tell, panic if it gets an \#NM in kernel
68	* context. When switching threads, the kernel will save the state of
69	* the outgoing thread and lazy load the incoming one using CR0.TS.
70	* There are a few routines in seeblk.s which uses the SSE unit in ring-0
71	* to do stuff, HAT are among the users. The routines there will
72	* manually clear CR0.TS and save the XMM registers they use only if
73	* CR0.TS was zero upon entry. They will skip it when not, because as
74	* mentioned above, the FPU state is saved when switching away from a
75	* thread and CR0.TS set to 1, so when CR0.TS is 1 there is nothing to
76	* preserve. This is a problem if we restore CR0.TS to 1 after loading
77	* the guest state.
78	*
79	* - FreeBSD - no idea yet.
80	*
81	* - OS/2 does not allow \#NMs in kernel space IIRC. Does lazy loading,
82	* possibly also lazy saving. Interrupts must preserve the CR0.TS+EM &
83	* FPU states.
84	*
85	* Up to r107425 (2016-05-24) we would only temporarily modify CR0.TS/EM while
86	* saving and restoring the host and guest states. The motivation for this
87	* change is that we want to be able to emulate SSE instruction in ring-0 (IEM).
88	*
89	* Starting with that change, we will leave CR0.TS=EM=0 after saving the host
90	* state and only restore it once we've restore the host FPU state. This has the
91	* accidental side effect of triggering Solaris to preserve XMM registers in
92	* sseblk.s. When CR0 was changed by saving the FPU state, CPUM must now inform
93	* the VT-x (HMVMX) code about it as it caches the CR0 value in the VMCS.
94	*
95	*
96	* @section sec_cpum_logging Logging Level Assignments.
97	*
98	* Following log level assignments:
99	* - Log6 is used for FPU state management.
100	* - Log7 is used for FPU state actualization.
101	*
102	*/
103
104
105	/*********************************************************************************************************************************
106	* Header Files *
107	*********************************************************************************************************************************/
108	#define LOG_GROUP LOG_GROUP_CPUM
109	#include <VBox/vmm/cpum.h>
110	#include <VBox/vmm/cpumdis.h>
111	#include <VBox/vmm/cpumctx-v1_6.h>
112	#include <VBox/vmm/pgm.h>
113	#include <VBox/vmm/apic.h>
114	#include <VBox/vmm/mm.h>
115	#include <VBox/vmm/em.h>
116	#include <VBox/vmm/iem.h>
117	#include <VBox/vmm/selm.h>
118	#include <VBox/vmm/dbgf.h>
119	#include <VBox/vmm/hm.h>
120	#include <VBox/vmm/hmvmxinline.h>
121	#include <VBox/vmm/ssm.h>
122	#include "CPUMInternal.h"
123	#include <VBox/vmm/vm.h>
124
125	#include <VBox/param.h>
126	#include <VBox/dis.h>
127	#include <VBox/err.h>
128	#include <VBox/log.h>
129	#include <iprt/asm-amd64-x86.h>
130	#include <iprt/assert.h>
131	#include <iprt/cpuset.h>
132	#include <iprt/mem.h>
133	#include <iprt/mp.h>
134	#include <iprt/string.h>
135
136
137	/*********************************************************************************************************************************
138	* Defined Constants And Macros *
139	*********************************************************************************************************************************/
140	/**
141	* This was used in the saved state up to the early life of version 14.
142	*
143	* It indicates that we may have some out-of-sync hidden segement registers.
144	* It is only relevant for raw-mode.
145	*/
146	#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
147
148
149	/*********************************************************************************************************************************
150	* Structures and Typedefs *
151	*********************************************************************************************************************************/
152
153	/**
154	* What kind of cpu info dump to perform.
155	*/
156	typedef enum CPUMDUMPTYPE
157	{
158	CPUMDUMPTYPE_TERSE,
159	CPUMDUMPTYPE_DEFAULT,
160	CPUMDUMPTYPE_VERBOSE
161	} CPUMDUMPTYPE;
162	/** Pointer to a cpu info dump type. */
163	typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
164
165
166	/*********************************************************************************************************************************
167	* Internal Functions *
168	*********************************************************************************************************************************/
169	static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
170	static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
171	static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
172	static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
173	static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
174	static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
175	static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
176	static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
177	static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
178	static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
179	static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
180
181
182	/*********************************************************************************************************************************
183	* Global Variables *
184	*********************************************************************************************************************************/
185	/** Saved state field descriptors for CPUMCTX. */
186	static const SSMFIELD g_aCpumCtxFields[] =
187	{
188	SSMFIELD_ENTRY( CPUMCTX, rdi),
189	SSMFIELD_ENTRY( CPUMCTX, rsi),
190	SSMFIELD_ENTRY( CPUMCTX, rbp),
191	SSMFIELD_ENTRY( CPUMCTX, rax),
192	SSMFIELD_ENTRY( CPUMCTX, rbx),
193	SSMFIELD_ENTRY( CPUMCTX, rdx),
194	SSMFIELD_ENTRY( CPUMCTX, rcx),
195	SSMFIELD_ENTRY( CPUMCTX, rsp),
196	SSMFIELD_ENTRY( CPUMCTX, rflags),
197	SSMFIELD_ENTRY( CPUMCTX, rip),
198	SSMFIELD_ENTRY( CPUMCTX, r8),
199	SSMFIELD_ENTRY( CPUMCTX, r9),
200	SSMFIELD_ENTRY( CPUMCTX, r10),
201	SSMFIELD_ENTRY( CPUMCTX, r11),
202	SSMFIELD_ENTRY( CPUMCTX, r12),
203	SSMFIELD_ENTRY( CPUMCTX, r13),
204	SSMFIELD_ENTRY( CPUMCTX, r14),
205	SSMFIELD_ENTRY( CPUMCTX, r15),
206	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
207	SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
208	SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
209	SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
210	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
211	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
212	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
213	SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
214	SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
215	SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
216	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
217	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
218	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
219	SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
220	SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
221	SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
222	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
223	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
224	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
225	SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
226	SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
227	SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
228	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
229	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
230	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
231	SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
232	SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
233	SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
234	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
235	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
236	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
237	SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
238	SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
239	SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
240	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
241	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
242	SSMFIELD_ENTRY( CPUMCTX, cr0),
243	SSMFIELD_ENTRY( CPUMCTX, cr2),
244	SSMFIELD_ENTRY( CPUMCTX, cr3),
245	SSMFIELD_ENTRY( CPUMCTX, cr4),
246	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
247	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
248	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
249	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
250	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
251	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
252	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
253	SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
254	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
255	SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
256	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
257	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
258	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
259	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
260	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
261	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
262	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
263	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
264	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
265	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
266	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
267	SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
268	SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
269	SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
270	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
271	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
272	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
273	SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
274	SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
275	SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
276	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
277	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
278	SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[0], CPUM_SAVED_STATE_VERSION_XSAVE),
279	SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[1], CPUM_SAVED_STATE_VERSION_XSAVE),
280	SSMFIELD_ENTRY_VER( CPUMCTX, fXStateMask, CPUM_SAVED_STATE_VERSION_XSAVE),
281	SSMFIELD_ENTRY_TERM()
282	};
283
284	/** Saved state field descriptors for SVM nested hardware-virtualization
285	* Host State. */
286	static const SSMFIELD g_aSvmHwvirtHostState[] =
287	{
288	SSMFIELD_ENTRY( SVMHOSTSTATE, uEferMsr),
289	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr0),
290	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr4),
291	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr3),
292	SSMFIELD_ENTRY( SVMHOSTSTATE, uRip),
293	SSMFIELD_ENTRY( SVMHOSTSTATE, uRsp),
294	SSMFIELD_ENTRY( SVMHOSTSTATE, uRax),
295	SSMFIELD_ENTRY( SVMHOSTSTATE, rflags),
296	SSMFIELD_ENTRY( SVMHOSTSTATE, es.Sel),
297	SSMFIELD_ENTRY( SVMHOSTSTATE, es.ValidSel),
298	SSMFIELD_ENTRY( SVMHOSTSTATE, es.fFlags),
299	SSMFIELD_ENTRY( SVMHOSTSTATE, es.u64Base),
300	SSMFIELD_ENTRY( SVMHOSTSTATE, es.u32Limit),
301	SSMFIELD_ENTRY( SVMHOSTSTATE, es.Attr),
302	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Sel),
303	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.ValidSel),
304	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.fFlags),
305	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u64Base),
306	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u32Limit),
307	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Attr),
308	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Sel),
309	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.ValidSel),
310	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.fFlags),
311	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u64Base),
312	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u32Limit),
313	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Attr),
314	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Sel),
315	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.ValidSel),
316	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.fFlags),
317	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u64Base),
318	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u32Limit),
319	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Attr),
320	SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.cbGdt),
321	SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.pGdt),
322	SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.cbIdt),
323	SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.pIdt),
324	SSMFIELD_ENTRY_IGNORE(SVMHOSTSTATE, abPadding),
325	SSMFIELD_ENTRY_TERM()
326	};
327
328	/** Saved state field descriptors for VMX nested hardware-virtualization
329	* VMCS. */
330	static const SSMFIELD g_aVmxHwvirtVmcs[] =
331	{
332	SSMFIELD_ENTRY( VMXVVMCS, u32VmcsRevId),
333	SSMFIELD_ENTRY( VMXVVMCS, enmVmxAbort),
334	SSMFIELD_ENTRY( VMXVVMCS, fVmcsState),
335	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au8Padding0),
336	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved0),
337
338	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, u16Reserved0),
339
340	SSMFIELD_ENTRY( VMXVVMCS, u32RoVmInstrError),
341	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitReason),
342	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntInfo),
343	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntErrCode),
344	SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringInfo),
345	SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringErrCode),
346	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrLen),
347	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrInfo),
348	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32RoReserved2),
349
350	SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestPhysAddr),
351	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved1),
352
353	SSMFIELD_ENTRY( VMXVVMCS, u64RoExitQual),
354	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRcx),
355	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRsi),
356	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRdi),
357	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRip),
358	SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestLinearAddr),
359	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved5),
360
361	SSMFIELD_ENTRY( VMXVVMCS, u16Vpid),
362	SSMFIELD_ENTRY( VMXVVMCS, u16PostIntNotifyVector),
363	SSMFIELD_ENTRY( VMXVVMCS, u16EptpIndex),
364	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved0),
365
366	SSMFIELD_ENTRY( VMXVVMCS, u32PinCtls),
367	SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls),
368	SSMFIELD_ENTRY( VMXVVMCS, u32XcptBitmap),
369	SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMask),
370	SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMatch),
371	SSMFIELD_ENTRY( VMXVVMCS, u32Cr3TargetCount),
372	SSMFIELD_ENTRY( VMXVVMCS, u32ExitCtls),
373	SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrStoreCount),
374	SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrLoadCount),
375	SSMFIELD_ENTRY( VMXVVMCS, u32EntryCtls),
376	SSMFIELD_ENTRY( VMXVVMCS, u32EntryMsrLoadCount),
377	SSMFIELD_ENTRY( VMXVVMCS, u32EntryIntInfo),
378	SSMFIELD_ENTRY( VMXVVMCS, u32EntryXcptErrCode),
379	SSMFIELD_ENTRY( VMXVVMCS, u32EntryInstrLen),
380	SSMFIELD_ENTRY( VMXVVMCS, u32TprThreshold),
381	SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls2),
382	SSMFIELD_ENTRY( VMXVVMCS, u32PleGap),
383	SSMFIELD_ENTRY( VMXVVMCS, u32PleWindow),
384	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved1),
385
386	SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapA),
387	SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapB),
388	SSMFIELD_ENTRY( VMXVVMCS, u64AddrMsrBitmap),
389	SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrStore),
390	SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrLoad),
391	SSMFIELD_ENTRY( VMXVVMCS, u64AddrEntryMsrLoad),
392	SSMFIELD_ENTRY( VMXVVMCS, u64ExecVmcsPtr),
393	SSMFIELD_ENTRY( VMXVVMCS, u64AddrPml),
394	SSMFIELD_ENTRY( VMXVVMCS, u64TscOffset),
395	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVirtApic),
396	SSMFIELD_ENTRY( VMXVVMCS, u64AddrApicAccess),
397	SSMFIELD_ENTRY( VMXVVMCS, u64AddrPostedIntDesc),
398	SSMFIELD_ENTRY( VMXVVMCS, u64VmFuncCtls),
399	SSMFIELD_ENTRY( VMXVVMCS, u64EptpPtr),
400	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap0),
401	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap1),
402	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap2),
403	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap3),
404	SSMFIELD_ENTRY( VMXVVMCS, u64AddrEptpList),
405	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmreadBitmap),
406	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmwriteBitmap),
407	SSMFIELD_ENTRY( VMXVVMCS, u64AddrXcptVeInfo),
408	SSMFIELD_ENTRY( VMXVVMCS, u64XssBitmap),
409	SSMFIELD_ENTRY( VMXVVMCS, u64EnclsBitmap),
410	SSMFIELD_ENTRY( VMXVVMCS, u64SpptPtr),
411	SSMFIELD_ENTRY( VMXVVMCS, u64TscMultiplier),
412	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved0),
413
414	SSMFIELD_ENTRY( VMXVVMCS, u64Cr0Mask),
415	SSMFIELD_ENTRY( VMXVVMCS, u64Cr4Mask),
416	SSMFIELD_ENTRY( VMXVVMCS, u64Cr0ReadShadow),
417	SSMFIELD_ENTRY( VMXVVMCS, u64Cr4ReadShadow),
418	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target0),
419	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target1),
420	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target2),
421	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target3),
422	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved4),
423
424	SSMFIELD_ENTRY( VMXVVMCS, HostEs),
425	SSMFIELD_ENTRY( VMXVVMCS, HostCs),
426	SSMFIELD_ENTRY( VMXVVMCS, HostSs),
427	SSMFIELD_ENTRY( VMXVVMCS, HostDs),
428	SSMFIELD_ENTRY( VMXVVMCS, HostFs),
429	SSMFIELD_ENTRY( VMXVVMCS, HostGs),
430	SSMFIELD_ENTRY( VMXVVMCS, HostTr),
431	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved2),
432
433	SSMFIELD_ENTRY( VMXVVMCS, u32HostSysenterCs),
434	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved4),
435
436	SSMFIELD_ENTRY( VMXVVMCS, u64HostPatMsr),
437	SSMFIELD_ENTRY( VMXVVMCS, u64HostEferMsr),
438	SSMFIELD_ENTRY( VMXVVMCS, u64HostPerfGlobalCtlMsr),
439	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved3),
440
441	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr0),
442	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr3),
443	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr4),
444	SSMFIELD_ENTRY( VMXVVMCS, u64HostFsBase),
445	SSMFIELD_ENTRY( VMXVVMCS, u64HostGsBase),
446	SSMFIELD_ENTRY( VMXVVMCS, u64HostTrBase),
447	SSMFIELD_ENTRY( VMXVVMCS, u64HostGdtrBase),
448	SSMFIELD_ENTRY( VMXVVMCS, u64HostIdtrBase),
449	SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEsp),
450	SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEip),
451	SSMFIELD_ENTRY( VMXVVMCS, u64HostRsp),
452	SSMFIELD_ENTRY( VMXVVMCS, u64HostRip),
453	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved7),
454
455	SSMFIELD_ENTRY( VMXVVMCS, GuestEs),
456	SSMFIELD_ENTRY( VMXVVMCS, GuestCs),
457	SSMFIELD_ENTRY( VMXVVMCS, GuestSs),
458	SSMFIELD_ENTRY( VMXVVMCS, GuestDs),
459	SSMFIELD_ENTRY( VMXVVMCS, GuestFs),
460	SSMFIELD_ENTRY( VMXVVMCS, GuestGs),
461	SSMFIELD_ENTRY( VMXVVMCS, GuestLdtr),
462	SSMFIELD_ENTRY( VMXVVMCS, GuestTr),
463	SSMFIELD_ENTRY( VMXVVMCS, u16GuestIntStatus),
464	SSMFIELD_ENTRY( VMXVVMCS, u16PmlIndex),
465	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved1),
466
467	SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsLimit),
468	SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsLimit),
469	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsLimit),
470	SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsLimit),
471	SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsLimit),
472	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsLimit),
473	SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrLimit),
474	SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrLimit),
475	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGdtrLimit),
476	SSMFIELD_ENTRY( VMXVVMCS, u32GuestIdtrLimit),
477	SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsAttr),
478	SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsAttr),
479	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsAttr),
480	SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsAttr),
481	SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsAttr),
482	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsAttr),
483	SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrAttr),
484	SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrAttr),
485	SSMFIELD_ENTRY( VMXVVMCS, u32GuestIntrState),
486	SSMFIELD_ENTRY( VMXVVMCS, u32GuestActivityState),
487	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSmBase),
488	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSysenterCS),
489	SSMFIELD_ENTRY( VMXVVMCS, u32PreemptTimer),
490	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved3),
491
492	SSMFIELD_ENTRY( VMXVVMCS, u64VmcsLinkPtr),
493	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDebugCtlMsr),
494	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPatMsr),
495	SSMFIELD_ENTRY( VMXVVMCS, u64GuestEferMsr),
496	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPerfGlobalCtlMsr),
497	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte0),
498	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte1),
499	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte2),
500	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte3),
501	SSMFIELD_ENTRY( VMXVVMCS, u64GuestBndcfgsMsr),
502	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRtitCtlMsr),
503	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved2),
504
505	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr0),
506	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr3),
507	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr4),
508	SSMFIELD_ENTRY( VMXVVMCS, u64GuestEsBase),
509	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCsBase),
510	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSsBase),
511	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDsBase),
512	SSMFIELD_ENTRY( VMXVVMCS, u64GuestFsBase),
513	SSMFIELD_ENTRY( VMXVVMCS, u64GuestGsBase),
514	SSMFIELD_ENTRY( VMXVVMCS, u64GuestLdtrBase),
515	SSMFIELD_ENTRY( VMXVVMCS, u64GuestTrBase),
516	SSMFIELD_ENTRY( VMXVVMCS, u64GuestGdtrBase),
517	SSMFIELD_ENTRY( VMXVVMCS, u64GuestIdtrBase),
518	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDr7),
519	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRsp),
520	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRip),
521	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRFlags),
522	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPendingDbgXcpts),
523	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEsp),
524	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEip),
525	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved6),
526
527	SSMFIELD_ENTRY_TERM()
528	};
529
530	/** Saved state field descriptors for CPUMCTX. */
531	static const SSMFIELD g_aCpumX87Fields[] =
532	{
533	SSMFIELD_ENTRY( X86FXSTATE, FCW),
534	SSMFIELD_ENTRY( X86FXSTATE, FSW),
535	SSMFIELD_ENTRY( X86FXSTATE, FTW),
536	SSMFIELD_ENTRY( X86FXSTATE, FOP),
537	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
538	SSMFIELD_ENTRY( X86FXSTATE, CS),
539	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
540	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
541	SSMFIELD_ENTRY( X86FXSTATE, DS),
542	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
543	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
544	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
545	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
546	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
547	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
548	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
549	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
550	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
551	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
552	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
553	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
554	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
555	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
556	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
557	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
558	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
559	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
560	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
561	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
562	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
563	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
564	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
565	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
566	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
567	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
568	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
569	SSMFIELD_ENTRY_VER( X86FXSTATE, au32RsrvdForSoftware[0], CPUM_SAVED_STATE_VERSION_XSAVE), /* 32-bit/64-bit hack */
570	SSMFIELD_ENTRY_TERM()
571	};
572
573	/** Saved state field descriptors for X86XSAVEHDR. */
574	static const SSMFIELD g_aCpumXSaveHdrFields[] =
575	{
576	SSMFIELD_ENTRY( X86XSAVEHDR, bmXState),
577	SSMFIELD_ENTRY_TERM()
578	};
579
580	/** Saved state field descriptors for X86XSAVEYMMHI. */
581	static const SSMFIELD g_aCpumYmmHiFields[] =
582	{
583	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[0]),
584	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[1]),
585	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[2]),
586	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[3]),
587	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[4]),
588	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[5]),
589	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[6]),
590	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[7]),
591	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[8]),
592	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[9]),
593	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[10]),
594	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[11]),
595	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[12]),
596	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[13]),
597	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[14]),
598	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[15]),
599	SSMFIELD_ENTRY_TERM()
600	};
601
602	/** Saved state field descriptors for X86XSAVEBNDREGS. */
603	static const SSMFIELD g_aCpumBndRegsFields[] =
604	{
605	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[0]),
606	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[1]),
607	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[2]),
608	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[3]),
609	SSMFIELD_ENTRY_TERM()
610	};
611
612	/** Saved state field descriptors for X86XSAVEBNDCFG. */
613	static const SSMFIELD g_aCpumBndCfgFields[] =
614	{
615	SSMFIELD_ENTRY( X86XSAVEBNDCFG, fConfig),
616	SSMFIELD_ENTRY( X86XSAVEBNDCFG, fStatus),
617	SSMFIELD_ENTRY_TERM()
618	};
619
620	#if 0 /** @todo */
621	/** Saved state field descriptors for X86XSAVEOPMASK. */
622	static const SSMFIELD g_aCpumOpmaskFields[] =
623	{
624	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[0]),
625	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[1]),
626	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[2]),
627	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[3]),
628	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[4]),
629	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[5]),
630	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[6]),
631	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[7]),
632	SSMFIELD_ENTRY_TERM()
633	};
634	#endif
635
636	/** Saved state field descriptors for X86XSAVEZMMHI256. */
637	static const SSMFIELD g_aCpumZmmHi256Fields[] =
638	{
639	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[0]),
640	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[1]),
641	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[2]),
642	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[3]),
643	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[4]),
644	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[5]),
645	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[6]),
646	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[7]),
647	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[8]),
648	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[9]),
649	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[10]),
650	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[11]),
651	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[12]),
652	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[13]),
653	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[14]),
654	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[15]),
655	SSMFIELD_ENTRY_TERM()
656	};
657
658	/** Saved state field descriptors for X86XSAVEZMM16HI. */
659	static const SSMFIELD g_aCpumZmm16HiFields[] =
660	{
661	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[0]),
662	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[1]),
663	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[2]),
664	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[3]),
665	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[4]),
666	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[5]),
667	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[6]),
668	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[7]),
669	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[8]),
670	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[9]),
671	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[10]),
672	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[11]),
673	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[12]),
674	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[13]),
675	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[14]),
676	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[15]),
677	SSMFIELD_ENTRY_TERM()
678	};
679
680
681
682	/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
683	* registeres changed. */
684	static const SSMFIELD g_aCpumX87FieldsMem[] =
685	{
686	SSMFIELD_ENTRY( X86FXSTATE, FCW),
687	SSMFIELD_ENTRY( X86FXSTATE, FSW),
688	SSMFIELD_ENTRY( X86FXSTATE, FTW),
689	SSMFIELD_ENTRY( X86FXSTATE, FOP),
690	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
691	SSMFIELD_ENTRY( X86FXSTATE, CS),
692	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
693	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
694	SSMFIELD_ENTRY( X86FXSTATE, DS),
695	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
696	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
697	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
698	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
699	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
700	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
701	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
702	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
703	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
704	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
705	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
706	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
707	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
708	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
709	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
710	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
711	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
712	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
713	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
714	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
715	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
716	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
717	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
718	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
719	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
720	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
721	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
722	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
723	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
724	};
725
726	/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
727	* registeres changed. */
728	static const SSMFIELD g_aCpumCtxFieldsMem[] =
729	{
730	SSMFIELD_ENTRY( CPUMCTX, rdi),
731	SSMFIELD_ENTRY( CPUMCTX, rsi),
732	SSMFIELD_ENTRY( CPUMCTX, rbp),
733	SSMFIELD_ENTRY( CPUMCTX, rax),
734	SSMFIELD_ENTRY( CPUMCTX, rbx),
735	SSMFIELD_ENTRY( CPUMCTX, rdx),
736	SSMFIELD_ENTRY( CPUMCTX, rcx),
737	SSMFIELD_ENTRY( CPUMCTX, rsp),
738	SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
739	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
740	SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
741	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
742	SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
743	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
744	SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
745	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
746	SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
747	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
748	SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
749	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
750	SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
751	SSMFIELD_ENTRY( CPUMCTX, rflags),
752	SSMFIELD_ENTRY( CPUMCTX, rip),
753	SSMFIELD_ENTRY( CPUMCTX, r8),
754	SSMFIELD_ENTRY( CPUMCTX, r9),
755	SSMFIELD_ENTRY( CPUMCTX, r10),
756	SSMFIELD_ENTRY( CPUMCTX, r11),
757	SSMFIELD_ENTRY( CPUMCTX, r12),
758	SSMFIELD_ENTRY( CPUMCTX, r13),
759	SSMFIELD_ENTRY( CPUMCTX, r14),
760	SSMFIELD_ENTRY( CPUMCTX, r15),
761	SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
762	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
763	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
764	SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
765	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
766	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
767	SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
768	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
769	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
770	SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
771	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
772	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
773	SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
774	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
775	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
776	SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
777	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
778	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
779	SSMFIELD_ENTRY( CPUMCTX, cr0),
780	SSMFIELD_ENTRY( CPUMCTX, cr2),
781	SSMFIELD_ENTRY( CPUMCTX, cr3),
782	SSMFIELD_ENTRY( CPUMCTX, cr4),
783	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
784	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
785	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
786	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
787	SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
788	SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
789	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
790	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
791	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
792	SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
793	SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
794	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
795	SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
796	SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
797	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
798	SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
799	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
800	SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
801	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
802	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
803	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
804	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
805	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
806	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
807	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
808	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
809	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
810	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
811	SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
812	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
813	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
814	SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
815	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
816	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
817	SSMFIELD_ENTRY_TERM()
818	};
819
820	/** Saved state field descriptors for CPUMCTX_VER1_6. */
821	static const SSMFIELD g_aCpumX87FieldsV16[] =
822	{
823	SSMFIELD_ENTRY( X86FXSTATE, FCW),
824	SSMFIELD_ENTRY( X86FXSTATE, FSW),
825	SSMFIELD_ENTRY( X86FXSTATE, FTW),
826	SSMFIELD_ENTRY( X86FXSTATE, FOP),
827	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
828	SSMFIELD_ENTRY( X86FXSTATE, CS),
829	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
830	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
831	SSMFIELD_ENTRY( X86FXSTATE, DS),
832	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
833	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
834	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
835	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
836	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
837	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
838	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
839	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
840	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
841	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
842	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
843	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
844	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
845	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
846	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
847	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
848	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
849	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
850	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
851	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
852	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
853	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
854	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
855	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
856	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
857	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
858	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
859	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
860	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
861	SSMFIELD_ENTRY_TERM()
862	};
863
864	/** Saved state field descriptors for CPUMCTX_VER1_6. */
865	static const SSMFIELD g_aCpumCtxFieldsV16[] =
866	{
867	SSMFIELD_ENTRY( CPUMCTX, rdi),
868	SSMFIELD_ENTRY( CPUMCTX, rsi),
869	SSMFIELD_ENTRY( CPUMCTX, rbp),
870	SSMFIELD_ENTRY( CPUMCTX, rax),
871	SSMFIELD_ENTRY( CPUMCTX, rbx),
872	SSMFIELD_ENTRY( CPUMCTX, rdx),
873	SSMFIELD_ENTRY( CPUMCTX, rcx),
874	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
875	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
876	SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
877	SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /rsp_notused/),
878	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
879	SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
880	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
881	SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
882	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
883	SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
884	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
885	SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
886	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
887	SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
888	SSMFIELD_ENTRY( CPUMCTX, rflags),
889	SSMFIELD_ENTRY( CPUMCTX, rip),
890	SSMFIELD_ENTRY( CPUMCTX, r8),
891	SSMFIELD_ENTRY( CPUMCTX, r9),
892	SSMFIELD_ENTRY( CPUMCTX, r10),
893	SSMFIELD_ENTRY( CPUMCTX, r11),
894	SSMFIELD_ENTRY( CPUMCTX, r12),
895	SSMFIELD_ENTRY( CPUMCTX, r13),
896	SSMFIELD_ENTRY( CPUMCTX, r14),
897	SSMFIELD_ENTRY( CPUMCTX, r15),
898	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
899	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
900	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
901	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
902	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
903	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
904	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
905	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
906	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
907	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
908	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
909	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
910	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
911	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
912	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
913	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
914	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
915	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
916	SSMFIELD_ENTRY( CPUMCTX, cr0),
917	SSMFIELD_ENTRY( CPUMCTX, cr2),
918	SSMFIELD_ENTRY( CPUMCTX, cr3),
919	SSMFIELD_ENTRY( CPUMCTX, cr4),
920	SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
921	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
922	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
923	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
924	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
925	SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
926	SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
927	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
928	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
929	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
930	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
931	SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
932	SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
933	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
934	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
935	SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
936	SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
937	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
938	SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
939	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
940	SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
941	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
942	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
943	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
944	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
945	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
946	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
947	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
948	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
949	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
950	SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
951	SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
952	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
953	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
954	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
955	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
956	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
957	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
958	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
959	SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
960	SSMFIELD_ENTRY_TERM()
961	};
962
963
964	/**
965	* Checks for partial/leaky FXSAVE/FXRSTOR handling on AMD CPUs.
966	*
967	* AMD K7, K8 and newer AMD CPUs do not save/restore the x87 error pointers
968	* (last instruction pointer, last data pointer, last opcode) except when the ES
969	* bit (Exception Summary) in x87 FSW (FPU Status Word) is set. Thus if we don't
970	* clear these registers there is potential, local FPU leakage from a process
971	* using the FPU to another.
972	*
973	* See AMD Instruction Reference for FXSAVE, FXRSTOR.
974	*
975	* @param pVM The cross context VM structure.
976	*/
977	static void cpumR3CheckLeakyFpu(PVM pVM)
978	{
979	uint32_t u32CpuVersion = ASMCpuId_EAX(1);
980	uint32_t const u32Family = u32CpuVersion >> 8;
981	if ( u32Family >= 6 /* K7 and higher */
982	&& (ASMIsAmdCpu() \|\| ASMIsHygonCpu()) )
983	{
984	uint32_t cExt = ASMCpuId_EAX(0x80000000);
985	if (ASMIsValidExtRange(cExt))
986	{
987	uint32_t fExtFeaturesEDX = ASMCpuId_EDX(0x80000001);
988	if (fExtFeaturesEDX & X86_CPUID_AMD_FEATURE_EDX_FFXSR)
989	{
990	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
991	{
992	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
993	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_FFXSR_LEAKY;
994	}
995	Log(("CPUM: Host CPU has leaky fxsave/fxrstor behaviour\n"));
996	}
997	}
998	}
999	}
1000
1001
1002	/**
1003	* Frees memory allocated for the SVM hardware virtualization state.
1004	*
1005	* @param pVM The cross context VM structure.
1006	*/
1007	static void cpumR3FreeSvmHwVirtState(PVM pVM)
1008	{
1009	Assert(pVM->cpum.s.GuestFeatures.fSvm);
1010	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1011	{
1012	PVMCPU pVCpu = pVM->apCpusR3[i];
1013	if (pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3)
1014	{
1015	SUPR3PageFreeEx(pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3, SVM_VMCB_PAGES);
1016	pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3 = NULL;
1017	}
1018	pVCpu->cpum.s.Guest.hwvirt.svm.HCPhysVmcb = NIL_RTHCPHYS;
1019
1020	if (pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3)
1021	{
1022	SUPR3PageFreeEx(pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3, SVM_MSRPM_PAGES);
1023	pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3 = NULL;
1024	}
1025
1026	if (pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3)
1027	{
1028	SUPR3PageFreeEx(pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3, SVM_IOPM_PAGES);
1029	pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3 = NULL;
1030	}
1031	}
1032	}
1033
1034
1035	/**
1036	* Allocates memory for the SVM hardware virtualization state.
1037	*
1038	* @returns VBox status code.
1039	* @param pVM The cross context VM structure.
1040	*/
1041	static int cpumR3AllocSvmHwVirtState(PVM pVM)
1042	{
1043	Assert(pVM->cpum.s.GuestFeatures.fSvm);
1044
1045	int rc = VINF_SUCCESS;
1046	LogRel(("CPUM: Allocating %u pages for the nested-guest SVM MSR and IO permission bitmaps\n",
1047	pVM->cCpus * (SVM_MSRPM_PAGES + SVM_IOPM_PAGES)));
1048	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1049	{
1050	PVMCPU pVCpu = pVM->apCpusR3[i];
1051	pVCpu->cpum.s.Guest.hwvirt.enmHwvirt = CPUMHWVIRT_SVM;
1052
1053	/*
1054	* Allocate the nested-guest VMCB.
1055	*/
1056	SUPPAGE SupNstGstVmcbPage;
1057	RT_ZERO(SupNstGstVmcbPage);
1058	SupNstGstVmcbPage.Phys = NIL_RTHCPHYS;
1059	Assert(SVM_VMCB_PAGES == 1);
1060	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3);
1061	rc = SUPR3PageAllocEx(SVM_VMCB_PAGES, 0 /* fFlags /, (void *)&pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3,
1062	&pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR0, &SupNstGstVmcbPage);
1063	if (RT_FAILURE(rc))
1064	{
1065	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pVmcbR3);
1066	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VMCB\n", pVCpu->idCpu, SVM_VMCB_PAGES));
1067	break;
1068	}
1069	pVCpu->cpum.s.Guest.hwvirt.svm.HCPhysVmcb = SupNstGstVmcbPage.Phys;
1070
1071	/*
1072	* Allocate the MSRPM (MSR Permission bitmap).
1073	*/
1074	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3);
1075	rc = SUPR3PageAllocEx(SVM_MSRPM_PAGES, 0 /* fFlags */, &pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3,
1076	&pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR0, NULL /* paPages */);
1077	if (RT_FAILURE(rc))
1078	{
1079	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pvMsrBitmapR3);
1080	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's MSR permission bitmap\n", pVCpu->idCpu,
1081	SVM_MSRPM_PAGES));
1082	break;
1083	}
1084
1085	/*
1086	* Allocate the IOPM (IO Permission bitmap).
1087	*/
1088	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3);
1089	rc = SUPR3PageAllocEx(SVM_IOPM_PAGES, 0 /* fFlags */, &pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3,
1090	&pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR0, NULL /* paPages */);
1091	if (RT_FAILURE(rc))
1092	{
1093	Assert(!pVCpu->cpum.s.Guest.hwvirt.svm.pvIoBitmapR3);
1094	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's IO permission bitmap\n", pVCpu->idCpu,
1095	SVM_IOPM_PAGES));
1096	break;
1097	}
1098	}
1099
1100	/* On any failure, cleanup. */
1101	if (RT_FAILURE(rc))
1102	cpumR3FreeSvmHwVirtState(pVM);
1103
1104	return rc;
1105	}
1106
1107
1108	/**
1109	* Resets per-VCPU SVM hardware virtualization state.
1110	*
1111	* @param pVCpu The cross context virtual CPU structure.
1112	*/
1113	DECLINLINE(void) cpumR3ResetSvmHwVirtState(PVMCPU pVCpu)
1114	{
1115	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1116	Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_SVM);
1117	Assert(pCtx->hwvirt.svm.CTX_SUFF(pVmcb));
1118
1119	memset(pCtx->hwvirt.svm.CTX_SUFF(pVmcb), 0, SVM_VMCB_PAGES << PAGE_SHIFT);
1120	pCtx->hwvirt.svm.uMsrHSavePa = 0;
1121	pCtx->hwvirt.svm.uPrevPauseTick = 0;
1122	}
1123
1124
1125	/**
1126	* Frees memory allocated for the VMX hardware virtualization state.
1127	*
1128	* @param pVM The cross context VM structure.
1129	*/
1130	static void cpumR3FreeVmxHwVirtState(PVM pVM)
1131	{
1132	Assert(pVM->cpum.s.GuestFeatures.fVmx);
1133	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1134	{
1135	PVMCPU pVCpu = pVM->apCpusR3[i];
1136	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1137
1138	if (pCtx->hwvirt.vmx.pVmcsR3)
1139	{
1140	SUPR3ContFree(pCtx->hwvirt.vmx.pVmcsR3, VMX_V_VMCS_PAGES);
1141	pCtx->hwvirt.vmx.pVmcsR3 = NULL;
1142	}
1143	if (pCtx->hwvirt.vmx.pShadowVmcsR3)
1144	{
1145	SUPR3ContFree(pCtx->hwvirt.vmx.pShadowVmcsR3, VMX_V_VMCS_PAGES);
1146	pCtx->hwvirt.vmx.pShadowVmcsR3 = NULL;
1147	}
1148	if (pCtx->hwvirt.vmx.pvVirtApicPageR3)
1149	{
1150	SUPR3ContFree(pCtx->hwvirt.vmx.pvVirtApicPageR3, VMX_V_VIRT_APIC_PAGES);
1151	pCtx->hwvirt.vmx.pvVirtApicPageR3 = NULL;
1152	}
1153	if (pCtx->hwvirt.vmx.pvVmreadBitmapR3)
1154	{
1155	SUPR3ContFree(pCtx->hwvirt.vmx.pvVmreadBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_PAGES);
1156	pCtx->hwvirt.vmx.pvVmreadBitmapR3 = NULL;
1157	}
1158	if (pCtx->hwvirt.vmx.pvVmwriteBitmapR3)
1159	{
1160	SUPR3ContFree(pCtx->hwvirt.vmx.pvVmwriteBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_PAGES);
1161	pCtx->hwvirt.vmx.pvVmwriteBitmapR3 = NULL;
1162	}
1163	if (pCtx->hwvirt.vmx.pEntryMsrLoadAreaR3)
1164	{
1165	SUPR3ContFree(pCtx->hwvirt.vmx.pEntryMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_PAGES);
1166	pCtx->hwvirt.vmx.pEntryMsrLoadAreaR3 = NULL;
1167	}
1168	if (pCtx->hwvirt.vmx.pExitMsrStoreAreaR3)
1169	{
1170	SUPR3ContFree(pCtx->hwvirt.vmx.pExitMsrStoreAreaR3, VMX_V_AUTOMSR_AREA_PAGES);
1171	pCtx->hwvirt.vmx.pExitMsrStoreAreaR3 = NULL;
1172	}
1173	if (pCtx->hwvirt.vmx.pExitMsrLoadAreaR3)
1174	{
1175	SUPR3ContFree(pCtx->hwvirt.vmx.pExitMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_PAGES);
1176	pCtx->hwvirt.vmx.pExitMsrLoadAreaR3 = NULL;
1177	}
1178	if (pCtx->hwvirt.vmx.pvMsrBitmapR3)
1179	{
1180	SUPR3ContFree(pCtx->hwvirt.vmx.pvMsrBitmapR3, VMX_V_MSR_BITMAP_PAGES);
1181	pCtx->hwvirt.vmx.pvMsrBitmapR3 = NULL;
1182	}
1183	if (pCtx->hwvirt.vmx.pvIoBitmapR3)
1184	{
1185	SUPR3ContFree(pCtx->hwvirt.vmx.pvIoBitmapR3, VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES);
1186	pCtx->hwvirt.vmx.pvIoBitmapR3 = NULL;
1187	}
1188	}
1189	}
1190
1191
1192	/**
1193	* Allocates memory for the VMX hardware virtualization state.
1194	*
1195	* @returns VBox status code.
1196	* @param pVM The cross context VM structure.
1197	*/
1198	static int cpumR3AllocVmxHwVirtState(PVM pVM)
1199	{
1200	int rc = VINF_SUCCESS;
1201	uint32_t const cPages = VMX_V_VMCS_PAGES
1202	+ VMX_V_SHADOW_VMCS_PAGES
1203	+ VMX_V_VIRT_APIC_PAGES
1204	+ (2 * VMX_V_VMREAD_VMWRITE_BITMAP_PAGES)
1205	+ (3 * VMX_V_AUTOMSR_AREA_PAGES)
1206	+ VMX_V_MSR_BITMAP_PAGES
1207	+ (VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES);
1208	LogRel(("CPUM: Allocating %u pages for the nested-guest VMCS and related structures\n", pVM->cCpus * cPages));
1209	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1210	{
1211	PVMCPU pVCpu = pVM->apCpusR3[i];
1212	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1213	pCtx->hwvirt.enmHwvirt = CPUMHWVIRT_VMX;
1214
1215	/*
1216	* Allocate the nested-guest current VMCS.
1217	*/
1218	pCtx->hwvirt.vmx.pVmcsR3 = (PVMXVVMCS)SUPR3ContAlloc(VMX_V_VMCS_PAGES,
1219	&pCtx->hwvirt.vmx.pVmcsR0,
1220	&pCtx->hwvirt.vmx.HCPhysVmcs);
1221	if (pCtx->hwvirt.vmx.pVmcsR3)
1222	{ /* likely */ }
1223	else
1224	{
1225	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VMCS\n", pVCpu->idCpu, VMX_V_VMCS_PAGES));
1226	break;
1227	}
1228
1229	/*
1230	* Allocate the nested-guest shadow VMCS.
1231	*/
1232	pCtx->hwvirt.vmx.pShadowVmcsR3 = (PVMXVVMCS)SUPR3ContAlloc(VMX_V_VMCS_PAGES,
1233	&pCtx->hwvirt.vmx.pShadowVmcsR0,
1234	&pCtx->hwvirt.vmx.HCPhysShadowVmcs);
1235	if (pCtx->hwvirt.vmx.pShadowVmcsR3)
1236	{ /* likely */ }
1237	else
1238	{
1239	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's shadow VMCS\n", pVCpu->idCpu, VMX_V_VMCS_PAGES));
1240	break;
1241	}
1242
1243	/*
1244	* Allocate the virtual-APIC page.
1245	*/
1246	pCtx->hwvirt.vmx.pvVirtApicPageR3 = SUPR3ContAlloc(VMX_V_VIRT_APIC_PAGES,
1247	&pCtx->hwvirt.vmx.pvVirtApicPageR0,
1248	&pCtx->hwvirt.vmx.HCPhysVirtApicPage);
1249	if (pCtx->hwvirt.vmx.pvVirtApicPageR3)
1250	{ /* likely */ }
1251	else
1252	{
1253	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's virtual-APIC page\n", pVCpu->idCpu,
1254	VMX_V_VIRT_APIC_PAGES));
1255	break;
1256	}
1257
1258	/*
1259	* Allocate the VMREAD-bitmap.
1260	*/
1261	pCtx->hwvirt.vmx.pvVmreadBitmapR3 = SUPR3ContAlloc(VMX_V_VMREAD_VMWRITE_BITMAP_PAGES,
1262	&pCtx->hwvirt.vmx.pvVmreadBitmapR0,
1263	&pCtx->hwvirt.vmx.HCPhysVmreadBitmap);
1264	if (pCtx->hwvirt.vmx.pvVmreadBitmapR3)
1265	{ /* likely */ }
1266	else
1267	{
1268	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VMREAD-bitmap\n", pVCpu->idCpu,
1269	VMX_V_VMREAD_VMWRITE_BITMAP_PAGES));
1270	break;
1271	}
1272
1273	/*
1274	* Allocatge the VMWRITE-bitmap.
1275	*/
1276	pCtx->hwvirt.vmx.pvVmwriteBitmapR3 = SUPR3ContAlloc(VMX_V_VMREAD_VMWRITE_BITMAP_PAGES,
1277	&pCtx->hwvirt.vmx.pvVmwriteBitmapR0,
1278	&pCtx->hwvirt.vmx.HCPhysVmwriteBitmap);
1279	if (pCtx->hwvirt.vmx.pvVmwriteBitmapR3)
1280	{ /* likely */ }
1281	else
1282	{
1283	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VMWRITE-bitmap\n", pVCpu->idCpu,
1284	VMX_V_VMREAD_VMWRITE_BITMAP_PAGES));
1285	break;
1286	}
1287
1288	/*
1289	* Allocate the VM-entry MSR-load area.
1290	*/
1291	pCtx->hwvirt.vmx.pEntryMsrLoadAreaR3 = (PVMXAUTOMSR)SUPR3ContAlloc(VMX_V_AUTOMSR_AREA_PAGES,
1292	&pCtx->hwvirt.vmx.pEntryMsrLoadAreaR0,
1293	&pCtx->hwvirt.vmx.HCPhysEntryMsrLoadArea);
1294	if (pCtx->hwvirt.vmx.pEntryMsrLoadAreaR3)
1295	{ /* likely */ }
1296	else
1297	{
1298	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VM-entry MSR-load area\n", pVCpu->idCpu,
1299	VMX_V_AUTOMSR_AREA_PAGES));
1300	break;
1301	}
1302
1303	/*
1304	* Allocate the VM-exit MSR-store area.
1305	*/
1306	pCtx->hwvirt.vmx.pExitMsrStoreAreaR3 = (PVMXAUTOMSR)SUPR3ContAlloc(VMX_V_AUTOMSR_AREA_PAGES,
1307	&pCtx->hwvirt.vmx.pExitMsrStoreAreaR0,
1308	&pCtx->hwvirt.vmx.HCPhysExitMsrStoreArea);
1309	if (pCtx->hwvirt.vmx.pExitMsrStoreAreaR3)
1310	{ /* likely */ }
1311	else
1312	{
1313	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VM-exit MSR-store area\n", pVCpu->idCpu,
1314	VMX_V_AUTOMSR_AREA_PAGES));
1315	break;
1316	}
1317
1318	/*
1319	* Allocate the VM-exit MSR-load area.
1320	*/
1321	pCtx->hwvirt.vmx.pExitMsrLoadAreaR3 = (PVMXAUTOMSR)SUPR3ContAlloc(VMX_V_AUTOMSR_AREA_PAGES,
1322	&pCtx->hwvirt.vmx.pExitMsrLoadAreaR0,
1323	&pCtx->hwvirt.vmx.HCPhysExitMsrLoadArea);
1324	if (pCtx->hwvirt.vmx.pExitMsrLoadAreaR3)
1325	{ /* likely */ }
1326	else
1327	{
1328	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's VM-exit MSR-load area\n", pVCpu->idCpu,
1329	VMX_V_AUTOMSR_AREA_PAGES));
1330	break;
1331	}
1332
1333	/*
1334	* Allocate the MSR bitmap.
1335	*/
1336	pCtx->hwvirt.vmx.pvMsrBitmapR3 = SUPR3ContAlloc(VMX_V_MSR_BITMAP_PAGES,
1337	&pCtx->hwvirt.vmx.pvMsrBitmapR0,
1338	&pCtx->hwvirt.vmx.HCPhysMsrBitmap);
1339	if (pCtx->hwvirt.vmx.pvMsrBitmapR3)
1340	{ /* likely */ }
1341	else
1342	{
1343	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's MSR bitmap\n", pVCpu->idCpu,
1344	VMX_V_MSR_BITMAP_PAGES));
1345	break;
1346	}
1347
1348	/*
1349	* Allocate the I/O bitmaps (A and B).
1350	*/
1351	pCtx->hwvirt.vmx.pvIoBitmapR3 = SUPR3ContAlloc(VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES,
1352	&pCtx->hwvirt.vmx.pvIoBitmapR0,
1353	&pCtx->hwvirt.vmx.HCPhysIoBitmap);
1354	if (pCtx->hwvirt.vmx.pvIoBitmapR3)
1355	{ /* likely */ }
1356	else
1357	{
1358	LogRel(("CPUM%u: Failed to alloc %u pages for the nested-guest's I/O bitmaps\n", pVCpu->idCpu,
1359	VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES));
1360	break;
1361	}
1362
1363	/*
1364	* Zero out all allocated pages (should compress well for saved-state).
1365	*/
1366	memset(pCtx->hwvirt.vmx.CTX_SUFF(pVmcs), 0, VMX_V_VMCS_SIZE);
1367	memset(pCtx->hwvirt.vmx.CTX_SUFF(pShadowVmcs), 0, VMX_V_SHADOW_VMCS_SIZE);
1368	memset(pCtx->hwvirt.vmx.CTX_SUFF(pvVirtApicPage), 0, VMX_V_VIRT_APIC_SIZE);
1369	memset(pCtx->hwvirt.vmx.CTX_SUFF(pvVmreadBitmap), 0, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1370	memset(pCtx->hwvirt.vmx.CTX_SUFF(pvVmwriteBitmap), 0, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1371	memset(pCtx->hwvirt.vmx.CTX_SUFF(pEntryMsrLoadArea), 0, VMX_V_AUTOMSR_AREA_SIZE);
1372	memset(pCtx->hwvirt.vmx.CTX_SUFF(pExitMsrStoreArea), 0, VMX_V_AUTOMSR_AREA_SIZE);
1373	memset(pCtx->hwvirt.vmx.CTX_SUFF(pExitMsrLoadArea), 0, VMX_V_AUTOMSR_AREA_SIZE);
1374	memset(pCtx->hwvirt.vmx.CTX_SUFF(pvMsrBitmap), 0, VMX_V_MSR_BITMAP_SIZE);
1375	memset(pCtx->hwvirt.vmx.CTX_SUFF(pvIoBitmap), 0, VMX_V_IO_BITMAP_A_SIZE + VMX_V_IO_BITMAP_B_SIZE);
1376	}
1377
1378	/* On any failure, cleanup. */
1379	if (RT_FAILURE(rc))
1380	cpumR3FreeVmxHwVirtState(pVM);
1381
1382	return rc;
1383	}
1384
1385
1386	/**
1387	* Resets per-VCPU VMX hardware virtualization state.
1388	*
1389	* @param pVCpu The cross context virtual CPU structure.
1390	*/
1391	DECLINLINE(void) cpumR3ResetVmxHwVirtState(PVMCPU pVCpu)
1392	{
1393	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1394	Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_VMX);
1395	Assert(pCtx->hwvirt.vmx.CTX_SUFF(pVmcs));
1396	Assert(pCtx->hwvirt.vmx.CTX_SUFF(pShadowVmcs));
1397
1398	memset(pCtx->hwvirt.vmx.CTX_SUFF(pVmcs), 0, VMX_V_VMCS_SIZE);
1399	memset(pCtx->hwvirt.vmx.CTX_SUFF(pShadowVmcs), 0, VMX_V_SHADOW_VMCS_SIZE);
1400	pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1401	pCtx->hwvirt.vmx.GCPhysShadowVmcs = NIL_RTGCPHYS;
1402	pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1403	pCtx->hwvirt.vmx.fInVmxRootMode = false;
1404	pCtx->hwvirt.vmx.fInVmxNonRootMode = false;
1405	/* Don't reset diagnostics here. */
1406
1407	/* Stop any VMX-preemption timer. */
1408	CPUMStopGuestVmxPremptTimer(pVCpu);
1409
1410	/* Clear all nested-guest FFs. */
1411	VMCPU_FF_CLEAR_MASK(pVCpu, VMCPU_FF_VMX_ALL_MASK);
1412	}
1413
1414
1415	/**
1416	* Displays the host and guest VMX features.
1417	*
1418	* @param pVM The cross context VM structure.
1419	* @param pHlp The info helper functions.
1420	* @param pszArgs "terse", "default" or "verbose".
1421	*/
1422	DECLCALLBACK(void) cpumR3InfoVmxFeatures(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1423	{
1424	RT_NOREF(pszArgs);
1425	PCCPUMFEATURES pHostFeatures = &pVM->cpum.s.HostFeatures;
1426	PCCPUMFEATURES pGuestFeatures = &pVM->cpum.s.GuestFeatures;
1427	if ( pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_INTEL
1428	\|\| pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_VIA
1429	\|\| pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_SHANGHAI)
1430	{
1431	#define VMXFEATDUMP(a_szDesc, a_Var) \
1432	pHlp->pfnPrintf(pHlp, " %s = %u (%u)\n", a_szDesc, pGuestFeatures->a_Var, pHostFeatures->a_Var)
1433
1434	pHlp->pfnPrintf(pHlp, "Nested hardware virtualization - VMX features\n");
1435	pHlp->pfnPrintf(pHlp, " Mnemonic - Description = guest (host)\n");
1436	VMXFEATDUMP("VMX - Virtual-Machine Extensions ", fVmx);
1437	/* Basic. */
1438	VMXFEATDUMP("InsOutInfo - INS/OUTS instruction info. ", fVmxInsOutInfo);
1439	/* Pin-based controls. */
1440	VMXFEATDUMP("ExtIntExit - External interrupt exiting ", fVmxExtIntExit);
1441	VMXFEATDUMP("NmiExit - NMI exiting ", fVmxNmiExit);
1442	VMXFEATDUMP("VirtNmi - Virtual NMIs ", fVmxVirtNmi);
1443	VMXFEATDUMP("PreemptTimer - VMX preemption timer ", fVmxPreemptTimer);
1444	VMXFEATDUMP("PostedInt - Posted interrupts ", fVmxPostedInt);
1445	/* Processor-based controls. */
1446	VMXFEATDUMP("IntWindowExit - Interrupt-window exiting ", fVmxIntWindowExit);
1447	VMXFEATDUMP("TscOffsetting - TSC offsetting ", fVmxTscOffsetting);
1448	VMXFEATDUMP("HltExit - HLT exiting ", fVmxHltExit);
1449	VMXFEATDUMP("InvlpgExit - INVLPG exiting ", fVmxInvlpgExit);
1450	VMXFEATDUMP("MwaitExit - MWAIT exiting ", fVmxMwaitExit);
1451	VMXFEATDUMP("RdpmcExit - RDPMC exiting ", fVmxRdpmcExit);
1452	VMXFEATDUMP("RdtscExit - RDTSC exiting ", fVmxRdtscExit);
1453	VMXFEATDUMP("Cr3LoadExit - CR3-load exiting ", fVmxCr3LoadExit);
1454	VMXFEATDUMP("Cr3StoreExit - CR3-store exiting ", fVmxCr3StoreExit);
1455	VMXFEATDUMP("Cr8LoadExit - CR8-load exiting ", fVmxCr8LoadExit);
1456	VMXFEATDUMP("Cr8StoreExit - CR8-store exiting ", fVmxCr8StoreExit);
1457	VMXFEATDUMP("UseTprShadow - Use TPR shadow ", fVmxUseTprShadow);
1458	VMXFEATDUMP("NmiWindowExit - NMI-window exiting ", fVmxNmiWindowExit);
1459	VMXFEATDUMP("MovDRxExit - Mov-DR exiting ", fVmxMovDRxExit);
1460	VMXFEATDUMP("UncondIoExit - Unconditional I/O exiting ", fVmxUncondIoExit);
1461	VMXFEATDUMP("UseIoBitmaps - Use I/O bitmaps ", fVmxUseIoBitmaps);
1462	VMXFEATDUMP("MonitorTrapFlag - Monitor Trap Flag ", fVmxMonitorTrapFlag);
1463	VMXFEATDUMP("UseMsrBitmaps - MSR bitmaps ", fVmxUseMsrBitmaps);
1464	VMXFEATDUMP("MonitorExit - MONITOR exiting ", fVmxMonitorExit);
1465	VMXFEATDUMP("PauseExit - PAUSE exiting ", fVmxPauseExit);
1466	VMXFEATDUMP("SecondaryExecCtl - Activate secondary controls ", fVmxSecondaryExecCtls);
1467	/* Secondary processor-based controls. */
1468	VMXFEATDUMP("VirtApic - Virtualize-APIC accesses ", fVmxVirtApicAccess);
1469	VMXFEATDUMP("Ept - Extended Page Tables ", fVmxEpt);
1470	VMXFEATDUMP("DescTableExit - Descriptor-table exiting ", fVmxDescTableExit);
1471	VMXFEATDUMP("Rdtscp - Enable RDTSCP ", fVmxRdtscp);
1472	VMXFEATDUMP("VirtX2ApicMode - Virtualize-x2APIC mode ", fVmxVirtX2ApicMode);
1473	VMXFEATDUMP("Vpid - Enable VPID ", fVmxVpid);
1474	VMXFEATDUMP("WbinvdExit - WBINVD exiting ", fVmxWbinvdExit);
1475	VMXFEATDUMP("UnrestrictedGuest - Unrestricted guest ", fVmxUnrestrictedGuest);
1476	VMXFEATDUMP("ApicRegVirt - APIC-register virtualization ", fVmxApicRegVirt);
1477	VMXFEATDUMP("VirtIntDelivery - Virtual-interrupt delivery ", fVmxVirtIntDelivery);
1478	VMXFEATDUMP("PauseLoopExit - PAUSE-loop exiting ", fVmxPauseLoopExit);
1479	VMXFEATDUMP("RdrandExit - RDRAND exiting ", fVmxRdrandExit);
1480	VMXFEATDUMP("Invpcid - Enable INVPCID ", fVmxInvpcid);
1481	VMXFEATDUMP("VmFuncs - Enable VM Functions ", fVmxVmFunc);
1482	VMXFEATDUMP("VmcsShadowing - VMCS shadowing ", fVmxVmcsShadowing);
1483	VMXFEATDUMP("RdseedExiting - RDSEED exiting ", fVmxRdseedExit);
1484	VMXFEATDUMP("PML - Page-Modification Log (PML) ", fVmxPml);
1485	VMXFEATDUMP("EptVe - EPT violations can cause #VE ", fVmxEptXcptVe);
1486	VMXFEATDUMP("XsavesXRstors - Enable XSAVES/XRSTORS ", fVmxXsavesXrstors);
1487	/* VM-entry controls. */
1488	VMXFEATDUMP("EntryLoadDebugCtls - Load debug controls on VM-entry ", fVmxEntryLoadDebugCtls);
1489	VMXFEATDUMP("Ia32eModeGuest - IA-32e mode guest ", fVmxIa32eModeGuest);
1490	VMXFEATDUMP("EntryLoadEferMsr - Load IA32_EFER MSR on VM-entry ", fVmxEntryLoadEferMsr);
1491	VMXFEATDUMP("EntryLoadPatMsr - Load IA32_PAT MSR on VM-entry ", fVmxEntryLoadPatMsr);
1492	/* VM-exit controls. */
1493	VMXFEATDUMP("ExitSaveDebugCtls - Save debug controls on VM-exit ", fVmxExitSaveDebugCtls);
1494	VMXFEATDUMP("HostAddrSpaceSize - Host address-space size ", fVmxHostAddrSpaceSize);
1495	VMXFEATDUMP("ExitAckExtInt - Acknowledge interrupt on VM-exit ", fVmxExitAckExtInt);
1496	VMXFEATDUMP("ExitSavePatMsr - Save IA32_PAT MSR on VM-exit ", fVmxExitSavePatMsr);
1497	VMXFEATDUMP("ExitLoadPatMsr - Load IA32_PAT MSR on VM-exit ", fVmxExitLoadPatMsr);
1498	VMXFEATDUMP("ExitSaveEferMsr - Save IA32_EFER MSR on VM-exit ", fVmxExitSaveEferMsr);
1499	VMXFEATDUMP("ExitLoadEferMsr - Load IA32_EFER MSR on VM-exit ", fVmxExitLoadEferMsr);
1500	VMXFEATDUMP("SavePreemptTimer - Save VMX-preemption timer ", fVmxSavePreemptTimer);
1501	/* Miscellaneous data. */
1502	VMXFEATDUMP("ExitSaveEferLma - Save IA32_EFER.LMA on VM-exit ", fVmxExitSaveEferLma);
1503	VMXFEATDUMP("IntelPt - Intel PT (Processor Trace) in VMX operation ", fVmxIntelPt);
1504	VMXFEATDUMP("VmwriteAll - VMWRITE to any supported VMCS field ", fVmxVmwriteAll);
1505	VMXFEATDUMP("EntryInjectSoftInt - Inject softint. with 0-len instr. ", fVmxEntryInjectSoftInt);
1506	#undef VMXFEATDUMP
1507	}
1508	else
1509	pHlp->pfnPrintf(pHlp, "No VMX features present - requires an Intel or compatible CPU.\n");
1510	}
1511
1512
1513	/**
1514	* Checks whether nested-guest execution using hardware-assisted VMX (e.g, using HM
1515	* or NEM) is allowed.
1516	*
1517	* @returns @c true if hardware-assisted nested-guest execution is allowed, @c false
1518	* otherwise.
1519	* @param pVM The cross context VM structure.
1520	*/
1521	static bool cpumR3IsHwAssistNstGstExecAllowed(PVM pVM)
1522	{
1523	AssertMsg(pVM->bMainExecutionEngine != VM_EXEC_ENGINE_NOT_SET, ("Calling this function too early!\n"));
1524	#ifndef VBOX_WITH_NESTED_HWVIRT_ONLY_IN_IEM
1525	if ( pVM->bMainExecutionEngine == VM_EXEC_ENGINE_HW_VIRT
1526	\|\| pVM->bMainExecutionEngine == VM_EXEC_ENGINE_NATIVE_API)
1527	return true;
1528	#else
1529	NOREF(pVM);
1530	#endif
1531	return false;
1532	}
1533
1534
1535	/**
1536	* Initializes the VMX guest MSRs from guest CPU features based on the host MSRs.
1537	*
1538	* @param pVM The cross context VM structure.
1539	* @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1540	* and no hardware-assisted nested-guest execution is
1541	* possible for this VM.
1542	* @param pGuestFeatures The guest features to use (only VMX features are
1543	* accessed).
1544	* @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1545	*
1546	* @remarks This function ASSUMES the VMX guest-features are already exploded!
1547	*/
1548	static void cpumR3InitVmxGuestMsrs(PVM pVM, PCVMXMSRS pHostVmxMsrs, PCCPUMFEATURES pGuestFeatures, PVMXMSRS pGuestVmxMsrs)
1549	{
1550	bool const fIsNstGstHwExecAllowed = cpumR3IsHwAssistNstGstExecAllowed(pVM);
1551
1552	Assert(!fIsNstGstHwExecAllowed \|\| pHostVmxMsrs);
1553	Assert(pGuestFeatures->fVmx);
1554
1555	/*
1556	* We don't support the following MSRs yet:
1557	* - True Pin-based VM-execution controls.
1558	* - True Processor-based VM-execution controls.
1559	* - True VM-entry VM-execution controls.
1560	* - True VM-exit VM-execution controls.
1561	*/
1562
1563	/* Feature control. */
1564	pGuestVmxMsrs->u64FeatCtrl = MSR_IA32_FEATURE_CONTROL_LOCK \| MSR_IA32_FEATURE_CONTROL_VMXON;
1565
1566	/* Basic information. */
1567	{
1568	uint64_t const u64Basic = RT_BF_MAKE(VMX_BF_BASIC_VMCS_ID, VMX_V_VMCS_REVISION_ID )
1569	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_SIZE, VMX_V_VMCS_SIZE )
1570	\| RT_BF_MAKE(VMX_BF_BASIC_PHYSADDR_WIDTH, !pGuestFeatures->fLongMode )
1571	\| RT_BF_MAKE(VMX_BF_BASIC_DUAL_MON, 0 )
1572	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_MEM_TYPE, VMX_BASIC_MEM_TYPE_WB )
1573	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_INS_OUTS, pGuestFeatures->fVmxInsOutInfo)
1574	\| RT_BF_MAKE(VMX_BF_BASIC_TRUE_CTLS, 0 );
1575	pGuestVmxMsrs->u64Basic = u64Basic;
1576	}
1577
1578	/* Pin-based VM-execution controls. */
1579	{
1580	uint32_t const fFeatures = (pGuestFeatures->fVmxExtIntExit << VMX_BF_PIN_CTLS_EXT_INT_EXIT_SHIFT )
1581	\| (pGuestFeatures->fVmxNmiExit << VMX_BF_PIN_CTLS_NMI_EXIT_SHIFT )
1582	\| (pGuestFeatures->fVmxVirtNmi << VMX_BF_PIN_CTLS_VIRT_NMI_SHIFT )
1583	\| (pGuestFeatures->fVmxPreemptTimer << VMX_BF_PIN_CTLS_PREEMPT_TIMER_SHIFT)
1584	\| (pGuestFeatures->fVmxPostedInt << VMX_BF_PIN_CTLS_POSTED_INT_SHIFT );
1585	uint32_t const fAllowed0 = VMX_PIN_CTLS_DEFAULT1;
1586	uint32_t const fAllowed1 = fFeatures \| VMX_PIN_CTLS_DEFAULT1;
1587	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n",
1588	fAllowed0, fAllowed1, fFeatures));
1589	pGuestVmxMsrs->PinCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1590	}
1591
1592	/* Processor-based VM-execution controls. */
1593	{
1594	uint32_t const fFeatures = (pGuestFeatures->fVmxIntWindowExit << VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_SHIFT )
1595	\| (pGuestFeatures->fVmxTscOffsetting << VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_SHIFT)
1596	\| (pGuestFeatures->fVmxHltExit << VMX_BF_PROC_CTLS_HLT_EXIT_SHIFT )
1597	\| (pGuestFeatures->fVmxInvlpgExit << VMX_BF_PROC_CTLS_INVLPG_EXIT_SHIFT )
1598	\| (pGuestFeatures->fVmxMwaitExit << VMX_BF_PROC_CTLS_MWAIT_EXIT_SHIFT )
1599	\| (pGuestFeatures->fVmxRdpmcExit << VMX_BF_PROC_CTLS_RDPMC_EXIT_SHIFT )
1600	\| (pGuestFeatures->fVmxRdtscExit << VMX_BF_PROC_CTLS_RDTSC_EXIT_SHIFT )
1601	\| (pGuestFeatures->fVmxCr3LoadExit << VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_SHIFT )
1602	\| (pGuestFeatures->fVmxCr3StoreExit << VMX_BF_PROC_CTLS_CR3_STORE_EXIT_SHIFT )
1603	\| (pGuestFeatures->fVmxCr8LoadExit << VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_SHIFT )
1604	\| (pGuestFeatures->fVmxCr8StoreExit << VMX_BF_PROC_CTLS_CR8_STORE_EXIT_SHIFT )
1605	\| (pGuestFeatures->fVmxUseTprShadow << VMX_BF_PROC_CTLS_USE_TPR_SHADOW_SHIFT )
1606	\| (pGuestFeatures->fVmxNmiWindowExit << VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_SHIFT )
1607	\| (pGuestFeatures->fVmxMovDRxExit << VMX_BF_PROC_CTLS_MOV_DR_EXIT_SHIFT )
1608	\| (pGuestFeatures->fVmxUncondIoExit << VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_SHIFT )
1609	\| (pGuestFeatures->fVmxUseIoBitmaps << VMX_BF_PROC_CTLS_USE_IO_BITMAPS_SHIFT )
1610	\| (pGuestFeatures->fVmxMonitorTrapFlag << VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_SHIFT )
1611	\| (pGuestFeatures->fVmxUseMsrBitmaps << VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_SHIFT )
1612	\| (pGuestFeatures->fVmxMonitorExit << VMX_BF_PROC_CTLS_MONITOR_EXIT_SHIFT )
1613	\| (pGuestFeatures->fVmxPauseExit << VMX_BF_PROC_CTLS_PAUSE_EXIT_SHIFT )
1614	\| (pGuestFeatures->fVmxSecondaryExecCtls << VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_SHIFT);
1615	uint32_t const fAllowed0 = VMX_PROC_CTLS_DEFAULT1;
1616	uint32_t const fAllowed1 = fFeatures \| VMX_PROC_CTLS_DEFAULT1;
1617	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1618	fAllowed1, fFeatures));
1619	pGuestVmxMsrs->ProcCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1620	}
1621
1622	/* Secondary processor-based VM-execution controls. */
1623	if (pGuestFeatures->fVmxSecondaryExecCtls)
1624	{
1625	uint32_t const fFeatures = (pGuestFeatures->fVmxVirtApicAccess << VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_SHIFT )
1626	\| (pGuestFeatures->fVmxEpt << VMX_BF_PROC_CTLS2_EPT_SHIFT )
1627	\| (pGuestFeatures->fVmxDescTableExit << VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_SHIFT )
1628	\| (pGuestFeatures->fVmxRdtscp << VMX_BF_PROC_CTLS2_RDTSCP_SHIFT )
1629	\| (pGuestFeatures->fVmxVirtX2ApicMode << VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_SHIFT )
1630	\| (pGuestFeatures->fVmxVpid << VMX_BF_PROC_CTLS2_VPID_SHIFT )
1631	\| (pGuestFeatures->fVmxWbinvdExit << VMX_BF_PROC_CTLS2_WBINVD_EXIT_SHIFT )
1632	\| (pGuestFeatures->fVmxUnrestrictedGuest << VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_SHIFT)
1633	\| (pGuestFeatures->fVmxApicRegVirt << VMX_BF_PROC_CTLS2_APIC_REG_VIRT_SHIFT )
1634	\| (pGuestFeatures->fVmxVirtIntDelivery << VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_SHIFT )
1635	\| (pGuestFeatures->fVmxPauseLoopExit << VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_SHIFT )
1636	\| (pGuestFeatures->fVmxRdrandExit << VMX_BF_PROC_CTLS2_RDRAND_EXIT_SHIFT )
1637	\| (pGuestFeatures->fVmxInvpcid << VMX_BF_PROC_CTLS2_INVPCID_SHIFT )
1638	\| (pGuestFeatures->fVmxVmFunc << VMX_BF_PROC_CTLS2_VMFUNC_SHIFT )
1639	\| (pGuestFeatures->fVmxVmcsShadowing << VMX_BF_PROC_CTLS2_VMCS_SHADOWING_SHIFT )
1640	\| (pGuestFeatures->fVmxRdseedExit << VMX_BF_PROC_CTLS2_RDSEED_EXIT_SHIFT )
1641	\| (pGuestFeatures->fVmxPml << VMX_BF_PROC_CTLS2_PML_SHIFT )
1642	\| (pGuestFeatures->fVmxEptXcptVe << VMX_BF_PROC_CTLS2_EPT_VE_SHIFT )
1643	\| (pGuestFeatures->fVmxXsavesXrstors << VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_SHIFT )
1644	\| (pGuestFeatures->fVmxUseTscScaling << VMX_BF_PROC_CTLS2_TSC_SCALING_SHIFT );
1645	uint32_t const fAllowed0 = 0;
1646	uint32_t const fAllowed1 = fFeatures;
1647	pGuestVmxMsrs->ProcCtls2.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1648	}
1649
1650	/* VM-exit controls. */
1651	{
1652	uint32_t const fFeatures = (pGuestFeatures->fVmxExitSaveDebugCtls << VMX_BF_EXIT_CTLS_SAVE_DEBUG_SHIFT )
1653	\| (pGuestFeatures->fVmxHostAddrSpaceSize << VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_SHIFT)
1654	\| (pGuestFeatures->fVmxExitAckExtInt << VMX_BF_EXIT_CTLS_ACK_EXT_INT_SHIFT )
1655	\| (pGuestFeatures->fVmxExitSavePatMsr << VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_SHIFT )
1656	\| (pGuestFeatures->fVmxExitLoadPatMsr << VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_SHIFT )
1657	\| (pGuestFeatures->fVmxExitSaveEferMsr << VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_SHIFT )
1658	\| (pGuestFeatures->fVmxExitLoadEferMsr << VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_SHIFT )
1659	\| (pGuestFeatures->fVmxSavePreemptTimer << VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_SHIFT );
1660	/* Set the default1 class bits. See Intel spec. A.4 "VM-exit Controls". */
1661	uint32_t const fAllowed0 = VMX_EXIT_CTLS_DEFAULT1;
1662	uint32_t const fAllowed1 = fFeatures \| VMX_EXIT_CTLS_DEFAULT1;
1663	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1664	fAllowed1, fFeatures));
1665	pGuestVmxMsrs->ExitCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1666	}
1667
1668	/* VM-entry controls. */
1669	{
1670	uint32_t const fFeatures = (pGuestFeatures->fVmxEntryLoadDebugCtls << VMX_BF_ENTRY_CTLS_LOAD_DEBUG_SHIFT )
1671	\| (pGuestFeatures->fVmxIa32eModeGuest << VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_SHIFT)
1672	\| (pGuestFeatures->fVmxEntryLoadEferMsr << VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_SHIFT )
1673	\| (pGuestFeatures->fVmxEntryLoadPatMsr << VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_SHIFT );
1674	uint32_t const fAllowed0 = VMX_ENTRY_CTLS_DEFAULT1;
1675	uint32_t const fAllowed1 = fFeatures \| VMX_ENTRY_CTLS_DEFAULT1;
1676	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed0=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1677	fAllowed1, fFeatures));
1678	pGuestVmxMsrs->EntryCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1679	}
1680
1681	/* Miscellaneous data. */
1682	{
1683	uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Misc : 0;
1684
1685	uint8_t const cMaxMsrs = RT_MIN(RT_BF_GET(uHostMsr, VMX_BF_MISC_MAX_MSRS), VMX_V_AUTOMSR_COUNT_MAX);
1686	uint8_t const fActivityState = RT_BF_GET(uHostMsr, VMX_BF_MISC_ACTIVITY_STATES) & VMX_V_GUEST_ACTIVITY_STATE_MASK;
1687	pGuestVmxMsrs->u64Misc = RT_BF_MAKE(VMX_BF_MISC_PREEMPT_TIMER_TSC, VMX_V_PREEMPT_TIMER_SHIFT )
1688	\| RT_BF_MAKE(VMX_BF_MISC_EXIT_SAVE_EFER_LMA, pGuestFeatures->fVmxExitSaveEferLma )
1689	\| RT_BF_MAKE(VMX_BF_MISC_ACTIVITY_STATES, fActivityState )
1690	\| RT_BF_MAKE(VMX_BF_MISC_INTEL_PT, pGuestFeatures->fVmxIntelPt )
1691	\| RT_BF_MAKE(VMX_BF_MISC_SMM_READ_SMBASE_MSR, 0 )
1692	\| RT_BF_MAKE(VMX_BF_MISC_CR3_TARGET, VMX_V_CR3_TARGET_COUNT )
1693	\| RT_BF_MAKE(VMX_BF_MISC_MAX_MSRS, cMaxMsrs )
1694	\| RT_BF_MAKE(VMX_BF_MISC_VMXOFF_BLOCK_SMI, 0 )
1695	\| RT_BF_MAKE(VMX_BF_MISC_VMWRITE_ALL, pGuestFeatures->fVmxVmwriteAll )
1696	\| RT_BF_MAKE(VMX_BF_MISC_ENTRY_INJECT_SOFT_INT, pGuestFeatures->fVmxEntryInjectSoftInt)
1697	\| RT_BF_MAKE(VMX_BF_MISC_MSEG_ID, VMX_V_MSEG_REV_ID );
1698	}
1699
1700	/* CR0 Fixed-0. */
1701	pGuestVmxMsrs->u64Cr0Fixed0 = pGuestFeatures->fVmxUnrestrictedGuest ? VMX_V_CR0_FIXED0_UX : VMX_V_CR0_FIXED0;
1702
1703	/* CR0 Fixed-1. */
1704	{
1705	/*
1706	* All CPUs I've looked at so far report CR0 fixed-1 bits as 0xffffffff.
1707	* This is different from CR4 fixed-1 bits which are reported as per the
1708	* CPU features and/or micro-architecture/generation. Why? Ask Intel.
1709	*/
1710	uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Cr0Fixed1 : 0xffffffff;
1711	pGuestVmxMsrs->u64Cr0Fixed1 = uHostMsr \| pGuestVmxMsrs->u64Cr0Fixed0; /* Make sure the CR0 MB1 bits are not clear. */
1712	}
1713
1714	/* CR4 Fixed-0. */
1715	pGuestVmxMsrs->u64Cr4Fixed0 = VMX_V_CR4_FIXED0;
1716
1717	/* CR4 Fixed-1. */
1718	{
1719	uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Cr4Fixed1 : CPUMGetGuestCR4ValidMask(pVM);
1720	pGuestVmxMsrs->u64Cr4Fixed1 = uHostMsr \| pGuestVmxMsrs->u64Cr4Fixed0; /* Make sure the CR4 MB1 bits are not clear. */
1721	}
1722
1723	/* VMCS Enumeration. */
1724	pGuestVmxMsrs->u64VmcsEnum = VMX_V_VMCS_MAX_INDEX << VMX_BF_VMCS_ENUM_HIGHEST_IDX_SHIFT;
1725
1726	/* VPID and EPT Capabilities. */
1727	{
1728	/*
1729	* INVVPID instruction always causes a VM-exit unconditionally, so we are free to fake
1730	* and emulate any INVVPID flush type. However, it only makes sense to expose the types
1731	* when INVVPID instruction is supported just to be more compatible with guest
1732	* hypervisors that may make assumptions by only looking at this MSR even though they
1733	* are technically supposed to refer to bit 37 of MSR_IA32_VMX_PROC_CTLS2 first.
1734	*
1735	* See Intel spec. 25.1.2 "Instructions That Cause VM Exits Unconditionally".
1736	* See Intel spec. 30.3 "VMX Instructions".
1737	*/
1738	uint8_t const fVpid = pGuestFeatures->fVmxVpid;
1739	pGuestVmxMsrs->u64EptVpidCaps = RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID, fVpid)
1740	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX, fVpid & 1)
1741	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX, fVpid & 1)
1742	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS, fVpid & 1);
1743	}
1744
1745	/* VM Functions. */
1746	if (pGuestFeatures->fVmxVmFunc)
1747	pGuestVmxMsrs->u64VmFunc = RT_BF_MAKE(VMX_BF_VMFUNC_EPTP_SWITCHING, 1);
1748	}
1749
1750
1751	/**
1752	* Checks whether the given guest CPU VMX features are compatible with the provided
1753	* base features.
1754	*
1755	* @returns @c true if compatible, @c false otherwise.
1756	* @param pVM The cross context VM structure.
1757	* @param pBase The base VMX CPU features.
1758	* @param pGst The guest VMX CPU features.
1759	*
1760	* @remarks Only VMX feature bits are examined.
1761	*/
1762	static bool cpumR3AreVmxCpuFeaturesCompatible(PVM pVM, PCCPUMFEATURES pBase, PCCPUMFEATURES pGst)
1763	{
1764	if (cpumR3IsHwAssistNstGstExecAllowed(pVM))
1765	{
1766	uint64_t const fBase = ((uint64_t)pBase->fVmxInsOutInfo << 0) \| ((uint64_t)pBase->fVmxExtIntExit << 1)
1767	\| ((uint64_t)pBase->fVmxNmiExit << 2) \| ((uint64_t)pBase->fVmxVirtNmi << 3)
1768	\| ((uint64_t)pBase->fVmxPreemptTimer << 4) \| ((uint64_t)pBase->fVmxPostedInt << 5)
1769	\| ((uint64_t)pBase->fVmxIntWindowExit << 6) \| ((uint64_t)pBase->fVmxTscOffsetting << 7)
1770	\| ((uint64_t)pBase->fVmxHltExit << 8) \| ((uint64_t)pBase->fVmxInvlpgExit << 9)
1771	\| ((uint64_t)pBase->fVmxMwaitExit << 10) \| ((uint64_t)pBase->fVmxRdpmcExit << 11)
1772	\| ((uint64_t)pBase->fVmxRdtscExit << 12) \| ((uint64_t)pBase->fVmxCr3LoadExit << 13)
1773	\| ((uint64_t)pBase->fVmxCr3StoreExit << 14) \| ((uint64_t)pBase->fVmxCr8LoadExit << 15)
1774	\| ((uint64_t)pBase->fVmxCr8StoreExit << 16) \| ((uint64_t)pBase->fVmxUseTprShadow << 17)
1775	\| ((uint64_t)pBase->fVmxNmiWindowExit << 18) \| ((uint64_t)pBase->fVmxMovDRxExit << 19)
1776	\| ((uint64_t)pBase->fVmxUncondIoExit << 20) \| ((uint64_t)pBase->fVmxUseIoBitmaps << 21)
1777	\| ((uint64_t)pBase->fVmxMonitorTrapFlag << 22) \| ((uint64_t)pBase->fVmxUseMsrBitmaps << 23)
1778	\| ((uint64_t)pBase->fVmxMonitorExit << 24) \| ((uint64_t)pBase->fVmxPauseExit << 25)
1779	\| ((uint64_t)pBase->fVmxSecondaryExecCtls << 26) \| ((uint64_t)pBase->fVmxVirtApicAccess << 27)
1780	\| ((uint64_t)pBase->fVmxEpt << 28) \| ((uint64_t)pBase->fVmxDescTableExit << 29)
1781	\| ((uint64_t)pBase->fVmxRdtscp << 30) \| ((uint64_t)pBase->fVmxVirtX2ApicMode << 31)
1782	\| ((uint64_t)pBase->fVmxVpid << 32) \| ((uint64_t)pBase->fVmxWbinvdExit << 33)
1783	\| ((uint64_t)pBase->fVmxUnrestrictedGuest << 34) \| ((uint64_t)pBase->fVmxApicRegVirt << 35)
1784	\| ((uint64_t)pBase->fVmxVirtIntDelivery << 36) \| ((uint64_t)pBase->fVmxPauseLoopExit << 37)
1785	\| ((uint64_t)pBase->fVmxRdrandExit << 38) \| ((uint64_t)pBase->fVmxInvpcid << 39)
1786	\| ((uint64_t)pBase->fVmxVmFunc << 40) \| ((uint64_t)pBase->fVmxVmcsShadowing << 41)
1787	\| ((uint64_t)pBase->fVmxRdseedExit << 42) \| ((uint64_t)pBase->fVmxPml << 43)
1788	\| ((uint64_t)pBase->fVmxEptXcptVe << 44) \| ((uint64_t)pBase->fVmxXsavesXrstors << 45)
1789	\| ((uint64_t)pBase->fVmxUseTscScaling << 46) \| ((uint64_t)pBase->fVmxEntryLoadDebugCtls << 47)
1790	\| ((uint64_t)pBase->fVmxIa32eModeGuest << 48) \| ((uint64_t)pBase->fVmxEntryLoadEferMsr << 49)
1791	\| ((uint64_t)pBase->fVmxEntryLoadPatMsr << 50) \| ((uint64_t)pBase->fVmxExitSaveDebugCtls << 51)
1792	\| ((uint64_t)pBase->fVmxHostAddrSpaceSize << 52) \| ((uint64_t)pBase->fVmxExitAckExtInt << 53)
1793	\| ((uint64_t)pBase->fVmxExitSavePatMsr << 54) \| ((uint64_t)pBase->fVmxExitLoadPatMsr << 55)
1794	\| ((uint64_t)pBase->fVmxExitSaveEferMsr << 56) \| ((uint64_t)pBase->fVmxExitLoadEferMsr << 57)
1795	\| ((uint64_t)pBase->fVmxSavePreemptTimer << 58) \| ((uint64_t)pBase->fVmxExitSaveEferLma << 59)
1796	\| ((uint64_t)pBase->fVmxIntelPt << 60) \| ((uint64_t)pBase->fVmxVmwriteAll << 61)
1797	\| ((uint64_t)pBase->fVmxEntryInjectSoftInt << 62);
1798
1799	uint64_t const fGst = ((uint64_t)pGst->fVmxInsOutInfo << 0) \| ((uint64_t)pGst->fVmxExtIntExit << 1)
1800	\| ((uint64_t)pGst->fVmxNmiExit << 2) \| ((uint64_t)pGst->fVmxVirtNmi << 3)
1801	\| ((uint64_t)pGst->fVmxPreemptTimer << 4) \| ((uint64_t)pGst->fVmxPostedInt << 5)
1802	\| ((uint64_t)pGst->fVmxIntWindowExit << 6) \| ((uint64_t)pGst->fVmxTscOffsetting << 7)
1803	\| ((uint64_t)pGst->fVmxHltExit << 8) \| ((uint64_t)pGst->fVmxInvlpgExit << 9)
1804	\| ((uint64_t)pGst->fVmxMwaitExit << 10) \| ((uint64_t)pGst->fVmxRdpmcExit << 11)
1805	\| ((uint64_t)pGst->fVmxRdtscExit << 12) \| ((uint64_t)pGst->fVmxCr3LoadExit << 13)
1806	\| ((uint64_t)pGst->fVmxCr3StoreExit << 14) \| ((uint64_t)pGst->fVmxCr8LoadExit << 15)
1807	\| ((uint64_t)pGst->fVmxCr8StoreExit << 16) \| ((uint64_t)pGst->fVmxUseTprShadow << 17)
1808	\| ((uint64_t)pGst->fVmxNmiWindowExit << 18) \| ((uint64_t)pGst->fVmxMovDRxExit << 19)
1809	\| ((uint64_t)pGst->fVmxUncondIoExit << 20) \| ((uint64_t)pGst->fVmxUseIoBitmaps << 21)
1810	\| ((uint64_t)pGst->fVmxMonitorTrapFlag << 22) \| ((uint64_t)pGst->fVmxUseMsrBitmaps << 23)
1811	\| ((uint64_t)pGst->fVmxMonitorExit << 24) \| ((uint64_t)pGst->fVmxPauseExit << 25)
1812	\| ((uint64_t)pGst->fVmxSecondaryExecCtls << 26) \| ((uint64_t)pGst->fVmxVirtApicAccess << 27)
1813	\| ((uint64_t)pGst->fVmxEpt << 28) \| ((uint64_t)pGst->fVmxDescTableExit << 29)
1814	\| ((uint64_t)pGst->fVmxRdtscp << 30) \| ((uint64_t)pGst->fVmxVirtX2ApicMode << 31)
1815	\| ((uint64_t)pGst->fVmxVpid << 32) \| ((uint64_t)pGst->fVmxWbinvdExit << 33)
1816	\| ((uint64_t)pGst->fVmxUnrestrictedGuest << 34) \| ((uint64_t)pGst->fVmxApicRegVirt << 35)
1817	\| ((uint64_t)pGst->fVmxVirtIntDelivery << 36) \| ((uint64_t)pGst->fVmxPauseLoopExit << 37)
1818	\| ((uint64_t)pGst->fVmxRdrandExit << 38) \| ((uint64_t)pGst->fVmxInvpcid << 39)
1819	\| ((uint64_t)pGst->fVmxVmFunc << 40) \| ((uint64_t)pGst->fVmxVmcsShadowing << 41)
1820	\| ((uint64_t)pGst->fVmxRdseedExit << 42) \| ((uint64_t)pGst->fVmxPml << 43)
1821	\| ((uint64_t)pGst->fVmxEptXcptVe << 44) \| ((uint64_t)pGst->fVmxXsavesXrstors << 45)
1822	\| ((uint64_t)pGst->fVmxUseTscScaling << 46) \| ((uint64_t)pGst->fVmxEntryLoadDebugCtls << 47)
1823	\| ((uint64_t)pGst->fVmxIa32eModeGuest << 48) \| ((uint64_t)pGst->fVmxEntryLoadEferMsr << 49)
1824	\| ((uint64_t)pGst->fVmxEntryLoadPatMsr << 50) \| ((uint64_t)pGst->fVmxExitSaveDebugCtls << 51)
1825	\| ((uint64_t)pGst->fVmxHostAddrSpaceSize << 52) \| ((uint64_t)pGst->fVmxExitAckExtInt << 53)
1826	\| ((uint64_t)pGst->fVmxExitSavePatMsr << 54) \| ((uint64_t)pGst->fVmxExitLoadPatMsr << 55)
1827	\| ((uint64_t)pGst->fVmxExitSaveEferMsr << 56) \| ((uint64_t)pGst->fVmxExitLoadEferMsr << 57)
1828	\| ((uint64_t)pGst->fVmxSavePreemptTimer << 58) \| ((uint64_t)pGst->fVmxExitSaveEferLma << 59)
1829	\| ((uint64_t)pGst->fVmxIntelPt << 60) \| ((uint64_t)pGst->fVmxVmwriteAll << 61)
1830	\| ((uint64_t)pGst->fVmxEntryInjectSoftInt << 62);
1831
1832	if ((fBase \| fGst) != fBase)
1833	{
1834	uint64_t const fDiff = fBase ^ fGst;
1835	LogRel(("CPUM: VMX features now exposed to the guest are incompatible with those from the saved state. fBase=%#RX64 fGst=%#RX64 fDiff=%#RX64\n",
1836	fBase, fGst, fDiff));
1837	return false;
1838	}
1839	return true;
1840	}
1841	return true;
1842	}
1843
1844
1845	/**
1846	* Initializes VMX guest features and MSRs.
1847	*
1848	* @param pVM The cross context VM structure.
1849	* @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1850	* and no hardware-assisted nested-guest execution is
1851	* possible for this VM.
1852	* @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1853	*/
1854	void cpumR3InitVmxGuestFeaturesAndMsrs(PVM pVM, PCVMXMSRS pHostVmxMsrs, PVMXMSRS pGuestVmxMsrs)
1855	{
1856	Assert(pVM);
1857	Assert(pGuestVmxMsrs);
1858
1859	/*
1860	* Initialize the set of VMX features we emulate.
1861	*
1862	* Note! Some bits might be reported as 1 always if they fall under the
1863	* default1 class bits (e.g. fVmxEntryLoadDebugCtls), see @bugref{9180#c5}.
1864	*/
1865	CPUMFEATURES EmuFeat;
1866	RT_ZERO(EmuFeat);
1867	EmuFeat.fVmx = 1;
1868	EmuFeat.fVmxInsOutInfo = 1;
1869	EmuFeat.fVmxExtIntExit = 1;
1870	EmuFeat.fVmxNmiExit = 1;
1871	EmuFeat.fVmxVirtNmi = 0;
1872	EmuFeat.fVmxPreemptTimer = 0; /* Currently disabled on purpose, see @bugref{9180#c108}. */
1873	EmuFeat.fVmxPostedInt = 0;
1874	EmuFeat.fVmxIntWindowExit = 1;
1875	EmuFeat.fVmxTscOffsetting = 1;
1876	EmuFeat.fVmxHltExit = 1;
1877	EmuFeat.fVmxInvlpgExit = 1;
1878	EmuFeat.fVmxMwaitExit = 1;
1879	EmuFeat.fVmxRdpmcExit = 1;
1880	EmuFeat.fVmxRdtscExit = 1;
1881	EmuFeat.fVmxCr3LoadExit = 1;
1882	EmuFeat.fVmxCr3StoreExit = 1;
1883	EmuFeat.fVmxCr8LoadExit = 1;
1884	EmuFeat.fVmxCr8StoreExit = 1;
1885	EmuFeat.fVmxUseTprShadow = 1;
1886	EmuFeat.fVmxNmiWindowExit = 0;
1887	EmuFeat.fVmxMovDRxExit = 1;
1888	EmuFeat.fVmxUncondIoExit = 1;
1889	EmuFeat.fVmxUseIoBitmaps = 1;
1890	EmuFeat.fVmxMonitorTrapFlag = 0;
1891	EmuFeat.fVmxUseMsrBitmaps = 1;
1892	EmuFeat.fVmxMonitorExit = 1;
1893	EmuFeat.fVmxPauseExit = 1;
1894	EmuFeat.fVmxSecondaryExecCtls = 1;
1895	EmuFeat.fVmxVirtApicAccess = 1;
1896	EmuFeat.fVmxEpt = 0; /* Cannot be disabled if unrestricted guest is enabled. */
1897	EmuFeat.fVmxDescTableExit = 1;
1898	EmuFeat.fVmxRdtscp = 1;
1899	EmuFeat.fVmxVirtX2ApicMode = 0;
1900	EmuFeat.fVmxVpid = 0; /** @todo NSTVMX: enable this. */
1901	EmuFeat.fVmxWbinvdExit = 1;
1902	EmuFeat.fVmxUnrestrictedGuest = 0;
1903	EmuFeat.fVmxApicRegVirt = 0;
1904	EmuFeat.fVmxVirtIntDelivery = 0;
1905	EmuFeat.fVmxPauseLoopExit = 0;
1906	EmuFeat.fVmxRdrandExit = 0;
1907	EmuFeat.fVmxInvpcid = 1;
1908	EmuFeat.fVmxVmFunc = 0;
1909	EmuFeat.fVmxVmcsShadowing = 0;
1910	EmuFeat.fVmxRdseedExit = 0;
1911	EmuFeat.fVmxPml = 0;
1912	EmuFeat.fVmxEptXcptVe = 0;
1913	EmuFeat.fVmxXsavesXrstors = 0;
1914	EmuFeat.fVmxUseTscScaling = 0;
1915	EmuFeat.fVmxEntryLoadDebugCtls = 1;
1916	EmuFeat.fVmxIa32eModeGuest = 1;
1917	EmuFeat.fVmxEntryLoadEferMsr = 1;
1918	EmuFeat.fVmxEntryLoadPatMsr = 0;
1919	EmuFeat.fVmxExitSaveDebugCtls = 1;
1920	EmuFeat.fVmxHostAddrSpaceSize = 1;
1921	EmuFeat.fVmxExitAckExtInt = 1;
1922	EmuFeat.fVmxExitSavePatMsr = 0;
1923	EmuFeat.fVmxExitLoadPatMsr = 0;
1924	EmuFeat.fVmxExitSaveEferMsr = 1;
1925	EmuFeat.fVmxExitLoadEferMsr = 1;
1926	EmuFeat.fVmxSavePreemptTimer = 0; /* Cannot be enabled if VMX-preemption timer is disabled. */
1927	EmuFeat.fVmxExitSaveEferLma = 1; /* Cannot be disabled if unrestricted guest is enabled. */
1928	EmuFeat.fVmxIntelPt = 0;
1929	EmuFeat.fVmxVmwriteAll = 0; /** @todo NSTVMX: enable this when nested VMCS shadowing is enabled. */
1930	EmuFeat.fVmxEntryInjectSoftInt = 1;
1931
1932	/*
1933	* Merge guest features.
1934	*
1935	* When hardware-assisted VMX may be used, any feature we emulate must also be supported
1936	* by the hardware, hence we merge our emulated features with the host features below.
1937	*/
1938	PCCPUMFEATURES pBaseFeat = cpumR3IsHwAssistNstGstExecAllowed(pVM) ? &pVM->cpum.s.HostFeatures : &EmuFeat;
1939	PCPUMFEATURES pGuestFeat = &pVM->cpum.s.GuestFeatures;
1940	Assert(pBaseFeat->fVmx);
1941	pGuestFeat->fVmxInsOutInfo = (pBaseFeat->fVmxInsOutInfo & EmuFeat.fVmxInsOutInfo );
1942	pGuestFeat->fVmxExtIntExit = (pBaseFeat->fVmxExtIntExit & EmuFeat.fVmxExtIntExit );
1943	pGuestFeat->fVmxNmiExit = (pBaseFeat->fVmxNmiExit & EmuFeat.fVmxNmiExit );
1944	pGuestFeat->fVmxVirtNmi = (pBaseFeat->fVmxVirtNmi & EmuFeat.fVmxVirtNmi );
1945	pGuestFeat->fVmxPreemptTimer = (pBaseFeat->fVmxPreemptTimer & EmuFeat.fVmxPreemptTimer );
1946	pGuestFeat->fVmxPostedInt = (pBaseFeat->fVmxPostedInt & EmuFeat.fVmxPostedInt );
1947	pGuestFeat->fVmxIntWindowExit = (pBaseFeat->fVmxIntWindowExit & EmuFeat.fVmxIntWindowExit );
1948	pGuestFeat->fVmxTscOffsetting = (pBaseFeat->fVmxTscOffsetting & EmuFeat.fVmxTscOffsetting );
1949	pGuestFeat->fVmxHltExit = (pBaseFeat->fVmxHltExit & EmuFeat.fVmxHltExit );
1950	pGuestFeat->fVmxInvlpgExit = (pBaseFeat->fVmxInvlpgExit & EmuFeat.fVmxInvlpgExit );
1951	pGuestFeat->fVmxMwaitExit = (pBaseFeat->fVmxMwaitExit & EmuFeat.fVmxMwaitExit );
1952	pGuestFeat->fVmxRdpmcExit = (pBaseFeat->fVmxRdpmcExit & EmuFeat.fVmxRdpmcExit );
1953	pGuestFeat->fVmxRdtscExit = (pBaseFeat->fVmxRdtscExit & EmuFeat.fVmxRdtscExit );
1954	pGuestFeat->fVmxCr3LoadExit = (pBaseFeat->fVmxCr3LoadExit & EmuFeat.fVmxCr3LoadExit );
1955	pGuestFeat->fVmxCr3StoreExit = (pBaseFeat->fVmxCr3StoreExit & EmuFeat.fVmxCr3StoreExit );
1956	pGuestFeat->fVmxCr8LoadExit = (pBaseFeat->fVmxCr8LoadExit & EmuFeat.fVmxCr8LoadExit );
1957	pGuestFeat->fVmxCr8StoreExit = (pBaseFeat->fVmxCr8StoreExit & EmuFeat.fVmxCr8StoreExit );
1958	pGuestFeat->fVmxUseTprShadow = (pBaseFeat->fVmxUseTprShadow & EmuFeat.fVmxUseTprShadow );
1959	pGuestFeat->fVmxNmiWindowExit = (pBaseFeat->fVmxNmiWindowExit & EmuFeat.fVmxNmiWindowExit );
1960	pGuestFeat->fVmxMovDRxExit = (pBaseFeat->fVmxMovDRxExit & EmuFeat.fVmxMovDRxExit );
1961	pGuestFeat->fVmxUncondIoExit = (pBaseFeat->fVmxUncondIoExit & EmuFeat.fVmxUncondIoExit );
1962	pGuestFeat->fVmxUseIoBitmaps = (pBaseFeat->fVmxUseIoBitmaps & EmuFeat.fVmxUseIoBitmaps );
1963	pGuestFeat->fVmxMonitorTrapFlag = (pBaseFeat->fVmxMonitorTrapFlag & EmuFeat.fVmxMonitorTrapFlag );
1964	pGuestFeat->fVmxUseMsrBitmaps = (pBaseFeat->fVmxUseMsrBitmaps & EmuFeat.fVmxUseMsrBitmaps );
1965	pGuestFeat->fVmxMonitorExit = (pBaseFeat->fVmxMonitorExit & EmuFeat.fVmxMonitorExit );
1966	pGuestFeat->fVmxPauseExit = (pBaseFeat->fVmxPauseExit & EmuFeat.fVmxPauseExit );
1967	pGuestFeat->fVmxSecondaryExecCtls = (pBaseFeat->fVmxSecondaryExecCtls & EmuFeat.fVmxSecondaryExecCtls );
1968	pGuestFeat->fVmxVirtApicAccess = (pBaseFeat->fVmxVirtApicAccess & EmuFeat.fVmxVirtApicAccess );
1969	pGuestFeat->fVmxEpt = (pBaseFeat->fVmxEpt & EmuFeat.fVmxEpt );
1970	pGuestFeat->fVmxDescTableExit = (pBaseFeat->fVmxDescTableExit & EmuFeat.fVmxDescTableExit );
1971	pGuestFeat->fVmxRdtscp = (pBaseFeat->fVmxRdtscp & EmuFeat.fVmxRdtscp );
1972	pGuestFeat->fVmxVirtX2ApicMode = (pBaseFeat->fVmxVirtX2ApicMode & EmuFeat.fVmxVirtX2ApicMode );
1973	pGuestFeat->fVmxVpid = (pBaseFeat->fVmxVpid & EmuFeat.fVmxVpid );
1974	pGuestFeat->fVmxWbinvdExit = (pBaseFeat->fVmxWbinvdExit & EmuFeat.fVmxWbinvdExit );
1975	pGuestFeat->fVmxUnrestrictedGuest = (pBaseFeat->fVmxUnrestrictedGuest & EmuFeat.fVmxUnrestrictedGuest );
1976	pGuestFeat->fVmxApicRegVirt = (pBaseFeat->fVmxApicRegVirt & EmuFeat.fVmxApicRegVirt );
1977	pGuestFeat->fVmxVirtIntDelivery = (pBaseFeat->fVmxVirtIntDelivery & EmuFeat.fVmxVirtIntDelivery );
1978	pGuestFeat->fVmxPauseLoopExit = (pBaseFeat->fVmxPauseLoopExit & EmuFeat.fVmxPauseLoopExit );
1979	pGuestFeat->fVmxRdrandExit = (pBaseFeat->fVmxRdrandExit & EmuFeat.fVmxRdrandExit );
1980	pGuestFeat->fVmxInvpcid = (pBaseFeat->fVmxInvpcid & EmuFeat.fVmxInvpcid );
1981	pGuestFeat->fVmxVmFunc = (pBaseFeat->fVmxVmFunc & EmuFeat.fVmxVmFunc );
1982	pGuestFeat->fVmxVmcsShadowing = (pBaseFeat->fVmxVmcsShadowing & EmuFeat.fVmxVmcsShadowing );
1983	pGuestFeat->fVmxRdseedExit = (pBaseFeat->fVmxRdseedExit & EmuFeat.fVmxRdseedExit );
1984	pGuestFeat->fVmxPml = (pBaseFeat->fVmxPml & EmuFeat.fVmxPml );
1985	pGuestFeat->fVmxEptXcptVe = (pBaseFeat->fVmxEptXcptVe & EmuFeat.fVmxEptXcptVe );
1986	pGuestFeat->fVmxXsavesXrstors = (pBaseFeat->fVmxXsavesXrstors & EmuFeat.fVmxXsavesXrstors );
1987	pGuestFeat->fVmxUseTscScaling = (pBaseFeat->fVmxUseTscScaling & EmuFeat.fVmxUseTscScaling );
1988	pGuestFeat->fVmxEntryLoadDebugCtls = (pBaseFeat->fVmxEntryLoadDebugCtls & EmuFeat.fVmxEntryLoadDebugCtls );
1989	pGuestFeat->fVmxIa32eModeGuest = (pBaseFeat->fVmxIa32eModeGuest & EmuFeat.fVmxIa32eModeGuest );
1990	pGuestFeat->fVmxEntryLoadEferMsr = (pBaseFeat->fVmxEntryLoadEferMsr & EmuFeat.fVmxEntryLoadEferMsr );
1991	pGuestFeat->fVmxEntryLoadPatMsr = (pBaseFeat->fVmxEntryLoadPatMsr & EmuFeat.fVmxEntryLoadPatMsr );
1992	pGuestFeat->fVmxExitSaveDebugCtls = (pBaseFeat->fVmxExitSaveDebugCtls & EmuFeat.fVmxExitSaveDebugCtls );
1993	pGuestFeat->fVmxHostAddrSpaceSize = (pBaseFeat->fVmxHostAddrSpaceSize & EmuFeat.fVmxHostAddrSpaceSize );
1994	pGuestFeat->fVmxExitAckExtInt = (pBaseFeat->fVmxExitAckExtInt & EmuFeat.fVmxExitAckExtInt );
1995	pGuestFeat->fVmxExitSavePatMsr = (pBaseFeat->fVmxExitSavePatMsr & EmuFeat.fVmxExitSavePatMsr );
1996	pGuestFeat->fVmxExitLoadPatMsr = (pBaseFeat->fVmxExitLoadPatMsr & EmuFeat.fVmxExitLoadPatMsr );
1997	pGuestFeat->fVmxExitSaveEferMsr = (pBaseFeat->fVmxExitSaveEferMsr & EmuFeat.fVmxExitSaveEferMsr );
1998	pGuestFeat->fVmxExitLoadEferMsr = (pBaseFeat->fVmxExitLoadEferMsr & EmuFeat.fVmxExitLoadEferMsr );
1999	pGuestFeat->fVmxSavePreemptTimer = (pBaseFeat->fVmxSavePreemptTimer & EmuFeat.fVmxSavePreemptTimer );
2000	pGuestFeat->fVmxExitSaveEferLma = (pBaseFeat->fVmxExitSaveEferLma & EmuFeat.fVmxExitSaveEferLma );
2001	pGuestFeat->fVmxIntelPt = (pBaseFeat->fVmxIntelPt & EmuFeat.fVmxIntelPt );
2002	pGuestFeat->fVmxVmwriteAll = (pBaseFeat->fVmxVmwriteAll & EmuFeat.fVmxVmwriteAll );
2003	pGuestFeat->fVmxEntryInjectSoftInt = (pBaseFeat->fVmxEntryInjectSoftInt & EmuFeat.fVmxEntryInjectSoftInt );
2004
2005	if ( !pVM->cpum.s.fNestedVmxPreemptTimer
2006	\|\| HMIsSubjectToVmxPreemptTimerErratum())
2007	{
2008	LogRel(("CPUM: Warning! VMX-preemption timer not exposed to guest due to forced CFGM setting or CPU erratum.\n"));
2009	pGuestFeat->fVmxPreemptTimer = 0;
2010	pGuestFeat->fVmxSavePreemptTimer = 0;
2011	}
2012
2013	/* Paranoia. */
2014	if (!pGuestFeat->fVmxSecondaryExecCtls)
2015	{
2016	Assert(!pGuestFeat->fVmxVirtApicAccess);
2017	Assert(!pGuestFeat->fVmxEpt);
2018	Assert(!pGuestFeat->fVmxDescTableExit);
2019	Assert(!pGuestFeat->fVmxRdtscp);
2020	Assert(!pGuestFeat->fVmxVirtX2ApicMode);
2021	Assert(!pGuestFeat->fVmxVpid);
2022	Assert(!pGuestFeat->fVmxWbinvdExit);
2023	Assert(!pGuestFeat->fVmxUnrestrictedGuest);
2024	Assert(!pGuestFeat->fVmxApicRegVirt);
2025	Assert(!pGuestFeat->fVmxVirtIntDelivery);
2026	Assert(!pGuestFeat->fVmxPauseLoopExit);
2027	Assert(!pGuestFeat->fVmxRdrandExit);
2028	Assert(!pGuestFeat->fVmxInvpcid);
2029	Assert(!pGuestFeat->fVmxVmFunc);
2030	Assert(!pGuestFeat->fVmxVmcsShadowing);
2031	Assert(!pGuestFeat->fVmxRdseedExit);
2032	Assert(!pGuestFeat->fVmxPml);
2033	Assert(!pGuestFeat->fVmxEptXcptVe);
2034	Assert(!pGuestFeat->fVmxXsavesXrstors);
2035	Assert(!pGuestFeat->fVmxUseTscScaling);
2036	}
2037	if (pGuestFeat->fVmxUnrestrictedGuest)
2038	{
2039	/* See footnote in Intel spec. 27.2 "Recording VM-Exit Information And Updating VM-entry Control Fields". */
2040	Assert(pGuestFeat->fVmxExitSaveEferLma);
2041	}
2042
2043	/*
2044	* Finally initialize the VMX guest MSRs.
2045	*/
2046	cpumR3InitVmxGuestMsrs(pVM, pHostVmxMsrs, pGuestFeat, pGuestVmxMsrs);
2047	}
2048
2049
2050	/**
2051	* Gets the host hardware-virtualization MSRs.
2052	*
2053	* @returns VBox status code.
2054	* @param pMsrs Where to store the MSRs.
2055	*/
2056	static int cpumR3GetHostHwvirtMsrs(PCPUMMSRS pMsrs)
2057	{
2058	Assert(pMsrs);
2059
2060	uint32_t fCaps = 0;
2061	int rc = SUPR3QueryVTCaps(&fCaps);
2062	if (RT_SUCCESS(rc))
2063	{
2064	if (fCaps & (SUPVTCAPS_VT_X \| SUPVTCAPS_AMD_V))
2065	{
2066	SUPHWVIRTMSRS HwvirtMsrs;
2067	rc = SUPR3GetHwvirtMsrs(&HwvirtMsrs, false /* fForceRequery */);
2068	if (RT_SUCCESS(rc))
2069	{
2070	if (fCaps & SUPVTCAPS_VT_X)
2071	HMGetVmxMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.vmx);
2072	else
2073	HMGetSvmMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.svm);
2074	return VINF_SUCCESS;
2075	}
2076
2077	LogRel(("CPUM: Querying hardware-virtualization MSRs failed. rc=%Rrc\n", rc));
2078	return rc;
2079	}
2080	else
2081	{
2082	LogRel(("CPUM: Querying hardware-virtualization capability succeeded but did not find VT-x or AMD-V\n"));
2083	return VERR_INTERNAL_ERROR_5;
2084	}
2085	}
2086	else
2087	LogRel(("CPUM: No hardware-virtualization capability detected\n"));
2088
2089	return VINF_SUCCESS;
2090	}
2091
2092
2093	/**
2094	* Callback that fires when the nested VMX-preemption timer expired.
2095	*
2096	* @param pVM The cross context VM structure.
2097	* @param pTimer Pointer to timer.
2098	* @param pvUser Opaque pointer to the virtual-CPU.
2099	*/
2100	static DECLCALLBACK(void) cpumR3VmxPreemptTimerCallback(PVM pVM, PTMTIMER pTimer, void *pvUser)
2101	{
2102	RT_NOREF2(pVM, pTimer);
2103	Assert(pvUser);
2104
2105	PVMCPU pVCpu = (PVMCPUR3)pvUser;
2106	VMCPU_FF_SET(pVCpu, VMCPU_FF_VMX_PREEMPT_TIMER);
2107	}
2108
2109
2110	/**
2111	* Initializes the CPUM.
2112	*
2113	* @returns VBox status code.
2114	* @param pVM The cross context VM structure.
2115	*/
2116	VMMR3DECL(int) CPUMR3Init(PVM pVM)
2117	{
2118	LogFlow(("CPUMR3Init\n"));
2119
2120	/*
2121	* Assert alignment, sizes and tables.
2122	*/
2123	AssertCompileMemberAlignment(VM, cpum.s, 32);
2124	AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
2125	AssertCompileSizeAlignment(CPUMCTX, 64);
2126	AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
2127	AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
2128	AssertCompileMemberAlignment(VM, cpum, 64);
2129	AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
2130	#ifdef VBOX_STRICT
2131	int rc2 = cpumR3MsrStrictInitChecks();
2132	AssertRCReturn(rc2, rc2);
2133	#endif
2134
2135	/*
2136	* Gather info about the host CPU.
2137	*/
2138	if (!ASMHasCpuId())
2139	{
2140	LogRel(("The CPU doesn't support CPUID!\n"));
2141	return VERR_UNSUPPORTED_CPU;
2142	}
2143
2144	pVM->cpum.s.fHostMxCsrMask = CPUMR3DeterminHostMxCsrMask();
2145
2146	CPUMMSRS HostMsrs;
2147	RT_ZERO(HostMsrs);
2148	int rc = cpumR3GetHostHwvirtMsrs(&HostMsrs);
2149	AssertLogRelRCReturn(rc, rc);
2150
2151	PCPUMCPUIDLEAF paLeaves;
2152	uint32_t cLeaves;
2153	rc = CPUMR3CpuIdCollectLeaves(&paLeaves, &cLeaves);
2154	AssertLogRelRCReturn(rc, rc);
2155
2156	rc = cpumR3CpuIdExplodeFeatures(paLeaves, cLeaves, &HostMsrs, &pVM->cpum.s.HostFeatures);
2157	RTMemFree(paLeaves);
2158	AssertLogRelRCReturn(rc, rc);
2159	pVM->cpum.s.GuestFeatures.enmCpuVendor = pVM->cpum.s.HostFeatures.enmCpuVendor;
2160
2161	/*
2162	* Check that the CPU supports the minimum features we require.
2163	*/
2164	if (!pVM->cpum.s.HostFeatures.fFxSaveRstor)
2165	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support the FXSAVE/FXRSTOR instruction.");
2166	if (!pVM->cpum.s.HostFeatures.fMmx)
2167	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support MMX.");
2168	if (!pVM->cpum.s.HostFeatures.fTsc)
2169	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support RDTSC.");
2170
2171	/*
2172	* Setup the CR4 AND and OR masks used in the raw-mode switcher.
2173	*/
2174	pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT \| X86_CR4_PVI \| X86_CR4_VME;
2175	pVM->cpum.s.CR4.OrMask = X86_CR4_OSFXSR;
2176
2177	/*
2178	* Figure out which XSAVE/XRSTOR features are available on the host.
2179	*/
2180	uint64_t fXcr0Host = 0;
2181	uint64_t fXStateHostMask = 0;
2182	if ( pVM->cpum.s.HostFeatures.fXSaveRstor
2183	&& pVM->cpum.s.HostFeatures.fOpSysXSaveRstor)
2184	{
2185	fXStateHostMask = fXcr0Host = ASMGetXcr0();
2186	fXStateHostMask &= XSAVE_C_X87 \| XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI;
2187	AssertLogRelMsgStmt((fXStateHostMask & (XSAVE_C_X87 \| XSAVE_C_SSE)) == (XSAVE_C_X87 \| XSAVE_C_SSE),
2188	("%#llx\n", fXStateHostMask), fXStateHostMask = 0);
2189	}
2190	pVM->cpum.s.fXStateHostMask = fXStateHostMask;
2191	LogRel(("CPUM: fXStateHostMask=%#llx; initial: %#llx; host XCR0=%#llx\n",
2192	pVM->cpum.s.fXStateHostMask, fXStateHostMask, fXcr0Host));
2193
2194	/*
2195	* Allocate memory for the extended CPU state and initialize the host XSAVE/XRSTOR mask.
2196	*/
2197	uint32_t cbMaxXState = pVM->cpum.s.HostFeatures.cbMaxExtendedState;
2198	cbMaxXState = RT_ALIGN(cbMaxXState, 128);
2199	AssertLogRelReturn(cbMaxXState >= sizeof(X86FXSTATE) && cbMaxXState <= _8K, VERR_CPUM_IPE_2);
2200
2201	uint8_t *pbXStates;
2202	rc = MMR3HyperAllocOnceNoRelEx(pVM, cbMaxXState * 2 * pVM->cCpus, PAGE_SIZE, MM_TAG_CPUM_CTX,
2203	MMHYPER_AONR_FLAGS_KERNEL_MAPPING, (void **)&pbXStates);
2204	AssertLogRelRCReturn(rc, rc);
2205
2206	for (VMCPUID i = 0; i < pVM->cCpus; i++)
2207	{
2208	PVMCPU pVCpu = pVM->apCpusR3[i];
2209
2210	pVCpu->cpum.s.Guest.pXStateR3 = (PX86XSAVEAREA)pbXStates;
2211	pVCpu->cpum.s.Guest.pXStateR0 = MMHyperR3ToR0(pVM, pbXStates);
2212	pbXStates += cbMaxXState;
2213
2214	pVCpu->cpum.s.Host.pXStateR3 = (PX86XSAVEAREA)pbXStates;
2215	pVCpu->cpum.s.Host.pXStateR0 = MMHyperR3ToR0(pVM, pbXStates);
2216	pbXStates += cbMaxXState;
2217
2218	pVCpu->cpum.s.Host.fXStateMask = fXStateHostMask;
2219	}
2220
2221	/*
2222	* Register saved state data item.
2223	*/
2224	rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
2225	NULL, cpumR3LiveExec, NULL,
2226	NULL, cpumR3SaveExec, NULL,
2227	cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
2228	if (RT_FAILURE(rc))
2229	return rc;
2230
2231	/*
2232	* Register info handlers and registers with the debugger facility.
2233	*/
2234	DBGFR3InfoRegisterInternalEx(pVM, "cpum", "Displays the all the cpu states.",
2235	&cpumR3InfoAll, DBGFINFO_FLAGS_ALL_EMTS);
2236	DBGFR3InfoRegisterInternalEx(pVM, "cpumguest", "Displays the guest cpu state.",
2237	&cpumR3InfoGuest, DBGFINFO_FLAGS_ALL_EMTS);
2238	DBGFR3InfoRegisterInternalEx(pVM, "cpumguesthwvirt", "Displays the guest hwvirt. cpu state.",
2239	&cpumR3InfoGuestHwvirt, DBGFINFO_FLAGS_ALL_EMTS);
2240	DBGFR3InfoRegisterInternalEx(pVM, "cpumhyper", "Displays the hypervisor cpu state.",
2241	&cpumR3InfoHyper, DBGFINFO_FLAGS_ALL_EMTS);
2242	DBGFR3InfoRegisterInternalEx(pVM, "cpumhost", "Displays the host cpu state.",
2243	&cpumR3InfoHost, DBGFINFO_FLAGS_ALL_EMTS);
2244	DBGFR3InfoRegisterInternalEx(pVM, "cpumguestinstr", "Displays the current guest instruction.",
2245	&cpumR3InfoGuestInstr, DBGFINFO_FLAGS_ALL_EMTS);
2246	DBGFR3InfoRegisterInternal( pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
2247	DBGFR3InfoRegisterInternal( pVM, "cpumvmxfeat", "Displays the host and guest VMX hwvirt. features.",
2248	&cpumR3InfoVmxFeatures);
2249
2250	rc = cpumR3DbgInit(pVM);
2251	if (RT_FAILURE(rc))
2252	return rc;
2253
2254	/*
2255	* Check if we need to workaround partial/leaky FPU handling.
2256	*/
2257	cpumR3CheckLeakyFpu(pVM);
2258
2259	/*
2260	* Initialize the Guest CPUID and MSR states.
2261	*/
2262	rc = cpumR3InitCpuIdAndMsrs(pVM, &HostMsrs);
2263	if (RT_FAILURE(rc))
2264	return rc;
2265
2266	/*
2267	* Allocate memory required by the guest hardware-virtualization structures.
2268	* This must be done after initializing CPUID/MSR features as we access the
2269	* the VMX/SVM guest features below.
2270	*
2271	* In the case of nested VT-x, we also need to create the per-VCPU
2272	* VMX preemption timers.
2273	*/
2274	if (pVM->cpum.s.GuestFeatures.fVmx)
2275	rc = cpumR3AllocVmxHwVirtState(pVM);
2276	else if (pVM->cpum.s.GuestFeatures.fSvm)
2277	rc = cpumR3AllocSvmHwVirtState(pVM);
2278	else
2279	Assert(pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.enmHwvirt == CPUMHWVIRT_NONE);
2280	if (RT_FAILURE(rc))
2281	return rc;
2282
2283	CPUMR3Reset(pVM);
2284	return VINF_SUCCESS;
2285	}
2286
2287
2288	/**
2289	* Applies relocations to data and code managed by this
2290	* component. This function will be called at init and
2291	* whenever the VMM need to relocate it self inside the GC.
2292	*
2293	* The CPUM will update the addresses used by the switcher.
2294	*
2295	* @param pVM The cross context VM structure.
2296	*/
2297	VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
2298	{
2299	RT_NOREF(pVM);
2300	}
2301
2302
2303	/**
2304	* Terminates the CPUM.
2305	*
2306	* Termination means cleaning up and freeing all resources,
2307	* the VM it self is at this point powered off or suspended.
2308	*
2309	* @returns VBox status code.
2310	* @param pVM The cross context VM structure.
2311	*/
2312	VMMR3DECL(int) CPUMR3Term(PVM pVM)
2313	{
2314	#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2315	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2316	{
2317	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2318	memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
2319	pVCpu->cpum.s.uMagic = 0;
2320	pvCpu->cpum.s.Guest.dr[5] = 0;
2321	}
2322	#endif
2323
2324	if (pVM->cpum.s.GuestFeatures.fVmx)
2325	{
2326	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2327	{
2328	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2329	int rc = TMR3TimerDestroy(pVCpu->cpum.s.pNestedVmxPreemptTimerR3); AssertRC(rc);
2330	pVCpu->cpum.s.pNestedVmxPreemptTimerR0 = NIL_RTR0PTR;
2331	}
2332
2333	cpumR3FreeVmxHwVirtState(pVM);
2334	}
2335	else if (pVM->cpum.s.GuestFeatures.fSvm)
2336	cpumR3FreeSvmHwVirtState(pVM);
2337	return VINF_SUCCESS;
2338	}
2339
2340
2341	/**
2342	* Resets a virtual CPU.
2343	*
2344	* Used by CPUMR3Reset and CPU hot plugging.
2345	*
2346	* @param pVM The cross context VM structure.
2347	* @param pVCpu The cross context virtual CPU structure of the CPU that is
2348	* being reset. This may differ from the current EMT.
2349	*/
2350	VMMR3DECL(void) CPUMR3ResetCpu(PVM pVM, PVMCPU pVCpu)
2351	{
2352	/** @todo anything different for VCPU > 0? */
2353	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
2354
2355	/*
2356	* Initialize everything to ZERO first.
2357	*/
2358	uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
2359
2360	AssertCompile(RTASSERT_OFFSET_OF(CPUMCTX, pXStateR0) < RTASSERT_OFFSET_OF(CPUMCTX, pXStateR3));
2361	memset(pCtx, 0, RT_UOFFSETOF(CPUMCTX, pXStateR0));
2362
2363	pVCpu->cpum.s.fUseFlags = fUseFlags;
2364
2365	pCtx->cr0 = X86_CR0_CD \| X86_CR0_NW \| X86_CR0_ET; //0x60000010
2366	pCtx->eip = 0x0000fff0;
2367	pCtx->edx = 0x00000600; /* P6 processor */
2368	pCtx->eflags.Bits.u1Reserved0 = 1;
2369
2370	pCtx->cs.Sel = 0xf000;
2371	pCtx->cs.ValidSel = 0xf000;
2372	pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
2373	pCtx->cs.u64Base = UINT64_C(0xffff0000);
2374	pCtx->cs.u32Limit = 0x0000ffff;
2375	pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
2376	pCtx->cs.Attr.n.u1Present = 1;
2377	pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
2378
2379	pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
2380	pCtx->ds.u32Limit = 0x0000ffff;
2381	pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
2382	pCtx->ds.Attr.n.u1Present = 1;
2383	pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2384
2385	pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
2386	pCtx->es.u32Limit = 0x0000ffff;
2387	pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
2388	pCtx->es.Attr.n.u1Present = 1;
2389	pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2390
2391	pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
2392	pCtx->fs.u32Limit = 0x0000ffff;
2393	pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
2394	pCtx->fs.Attr.n.u1Present = 1;
2395	pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2396
2397	pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
2398	pCtx->gs.u32Limit = 0x0000ffff;
2399	pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
2400	pCtx->gs.Attr.n.u1Present = 1;
2401	pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2402
2403	pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
2404	pCtx->ss.u32Limit = 0x0000ffff;
2405	pCtx->ss.Attr.n.u1Present = 1;
2406	pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
2407	pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2408
2409	pCtx->idtr.cbIdt = 0xffff;
2410	pCtx->gdtr.cbGdt = 0xffff;
2411
2412	pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2413	pCtx->ldtr.u32Limit = 0xffff;
2414	pCtx->ldtr.Attr.n.u1Present = 1;
2415	pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
2416
2417	pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
2418	pCtx->tr.u32Limit = 0xffff;
2419	pCtx->tr.Attr.n.u1Present = 1;
2420	pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
2421
2422	pCtx->dr[6] = X86_DR6_INIT_VAL;
2423	pCtx->dr[7] = X86_DR7_INIT_VAL;
2424
2425	PX86FXSTATE pFpuCtx = &pCtx->pXStateR3->x87; AssertReleaseMsg(RT_VALID_PTR(pFpuCtx), ("%p\n", pFpuCtx));
2426	pFpuCtx->FTW = 0x00; /* All empty (abbridged tag reg edition). */
2427	pFpuCtx->FCW = 0x37f;
2428
2429	/* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
2430	IA-32 Processor States Following Power-up, Reset, or INIT */
2431	pFpuCtx->MXCSR = 0x1F80;
2432	pFpuCtx->MXCSR_MASK = pVM->cpum.s.GuestInfo.fMxCsrMask; /** @todo check if REM messes this up... */
2433
2434	pCtx->aXcr[0] = XSAVE_C_X87;
2435	if (pVM->cpum.s.HostFeatures.cbMaxExtendedState >= RT_UOFFSETOF(X86XSAVEAREA, Hdr))
2436	{
2437	/* The entire FXSAVE state needs loading when we switch to XSAVE/XRSTOR
2438	as we don't know what happened before. (Bother optimize later?) */
2439	pCtx->pXStateR3->Hdr.bmXState = XSAVE_C_X87 \| XSAVE_C_SSE;
2440	}
2441
2442	/*
2443	* MSRs.
2444	*/
2445	/* Init PAT MSR */
2446	pCtx->msrPAT = MSR_IA32_CR_PAT_INIT_VAL;
2447
2448	/* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
2449	* The Intel docs don't mention it. */
2450	Assert(!pCtx->msrEFER);
2451
2452	/* IA32_MISC_ENABLE - not entirely sure what the init/reset state really
2453	is supposed to be here, just trying provide useful/sensible values. */
2454	PCPUMMSRRANGE pRange = cpumLookupMsrRange(pVM, MSR_IA32_MISC_ENABLE);
2455	if (pRange)
2456	{
2457	pVCpu->cpum.s.GuestMsrs.msr.MiscEnable = MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2458	\| MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL
2459	\| (pVM->cpum.s.GuestFeatures.fMonitorMWait ? MSR_IA32_MISC_ENABLE_MONITOR : 0)
2460	\| MSR_IA32_MISC_ENABLE_FAST_STRINGS;
2461	pRange->fWrIgnMask \|= MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2462	\| MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL;
2463	pRange->fWrGpMask &= ~pVCpu->cpum.s.GuestMsrs.msr.MiscEnable;
2464	}
2465
2466	/** @todo Wire IA32_MISC_ENABLE bit 22 to our NT 4 CPUID trick. */
2467
2468	/** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
2469	* called from each EMT while we're getting called by CPUMR3Reset()
2470	* iteratively on the same thread. Fix later. */
2471	#if 0 /** @todo r=bird: This we will do in TM, not here. */
2472	/* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
2473	CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
2474	#endif
2475
2476
2477	/* C-state control. Guesses. */
2478	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /C1/ \| RT_BIT_32(25) \| RT_BIT_32(26) \| RT_BIT_32(27) \| RT_BIT_32(28);
2479	/* For Nehalem+ and Atoms, the 0xE2 MSR (MSR_PKG_CST_CONFIG_CONTROL) is documented. For Core 2,
2480	* it's undocumented but exists as MSR_PMG_CST_CONFIG_CONTROL and has similar but not identical
2481	* functionality. The default value must be different due to incompatible write mask.
2482	*/
2483	if (CPUMMICROARCH_IS_INTEL_CORE2(pVM->cpum.s.GuestFeatures.enmMicroarch))
2484	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x202a01; /* From Mac Pro Harpertown, unlocked. */
2485	else if (pVM->cpum.s.GuestFeatures.enmMicroarch == kCpumMicroarch_Intel_Core_Yonah)
2486	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x26740c; /* From MacBookPro1,1. */
2487
2488	/*
2489	* Hardware virtualization state.
2490	*/
2491	CPUMSetGuestGif(pCtx, true);
2492	Assert(!pVM->cpum.s.GuestFeatures.fVmx \|\| !pVM->cpum.s.GuestFeatures.fSvm); /* Paranoia. */
2493	if (pVM->cpum.s.GuestFeatures.fVmx)
2494	cpumR3ResetVmxHwVirtState(pVCpu);
2495	else if (pVM->cpum.s.GuestFeatures.fSvm)
2496	cpumR3ResetSvmHwVirtState(pVCpu);
2497	}
2498
2499
2500	/**
2501	* Resets the CPU.
2502	*
2503	* @returns VINF_SUCCESS.
2504	* @param pVM The cross context VM structure.
2505	*/
2506	VMMR3DECL(void) CPUMR3Reset(PVM pVM)
2507	{
2508	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2509	{
2510	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2511	CPUMR3ResetCpu(pVM, pVCpu);
2512
2513	#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2514
2515	/* Magic marker for searching in crash dumps. */
2516	strcpy((char *)pVCpu->.cpum.s.aMagic, "CPUMCPU Magic");
2517	pVCpu->cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
2518	pVCpu->cpum.s.Guest->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
2519	#endif
2520	}
2521	}
2522
2523
2524
2525
2526	/**
2527	* Pass 0 live exec callback.
2528	*
2529	* @returns VINF_SSM_DONT_CALL_AGAIN.
2530	* @param pVM The cross context VM structure.
2531	* @param pSSM The saved state handle.
2532	* @param uPass The pass (0).
2533	*/
2534	static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
2535	{
2536	AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
2537	cpumR3SaveCpuId(pVM, pSSM);
2538	return VINF_SSM_DONT_CALL_AGAIN;
2539	}
2540
2541
2542	/**
2543	* Execute state save operation.
2544	*
2545	* @returns VBox status code.
2546	* @param pVM The cross context VM structure.
2547	* @param pSSM SSM operation handle.
2548	*/
2549	static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
2550	{
2551	/*
2552	* Save.
2553	*/
2554	SSMR3PutU32(pSSM, pVM->cCpus);
2555	SSMR3PutU32(pSSM, sizeof(pVM->apCpusR3[0]->cpum.s.GuestMsrs.msr));
2556	CPUMCTX DummyHyperCtx;
2557	RT_ZERO(DummyHyperCtx);
2558	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2559	{
2560	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2561
2562	SSMR3PutStructEx(pSSM, &DummyHyperCtx, sizeof(DummyHyperCtx), 0, g_aCpumCtxFields, NULL);
2563
2564	PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
2565	SSMR3PutStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2566	SSMR3PutStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87), 0, g_aCpumX87Fields, NULL);
2567	if (pGstCtx->fXStateMask != 0)
2568	SSMR3PutStructEx(pSSM, &pGstCtx->pXStateR3->Hdr, sizeof(pGstCtx->pXStateR3->Hdr), 0, g_aCpumXSaveHdrFields, NULL);
2569	if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2570	{
2571	PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
2572	SSMR3PutStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2573	}
2574	if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2575	{
2576	PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
2577	SSMR3PutStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2578	}
2579	if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2580	{
2581	PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
2582	SSMR3PutStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2583	}
2584	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2585	{
2586	PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
2587	SSMR3PutStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2588	}
2589	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2590	{
2591	PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
2592	SSMR3PutStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2593	}
2594	if (pVM->cpum.s.GuestFeatures.fSvm)
2595	{
2596	Assert(pGstCtx->hwvirt.svm.CTX_SUFF(pVmcb));
2597	SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uMsrHSavePa);
2598	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.svm.GCPhysVmcb);
2599	SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uPrevPauseTick);
2600	SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilter);
2601	SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilterThreshold);
2602	SSMR3PutBool(pSSM, pGstCtx->hwvirt.svm.fInterceptEvents);
2603	SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState), 0 /* fFlags */,
2604	g_aSvmHwvirtHostState, NULL /* pvUser */);
2605	SSMR3PutMem(pSSM, pGstCtx->hwvirt.svm.pVmcbR3, SVM_VMCB_PAGES << X86_PAGE_4K_SHIFT);
2606	SSMR3PutMem(pSSM, pGstCtx->hwvirt.svm.pvMsrBitmapR3, SVM_MSRPM_PAGES << X86_PAGE_4K_SHIFT);
2607	SSMR3PutMem(pSSM, pGstCtx->hwvirt.svm.pvIoBitmapR3, SVM_IOPM_PAGES << X86_PAGE_4K_SHIFT);
2608	SSMR3PutU32(pSSM, pGstCtx->hwvirt.fLocalForcedActions);
2609	SSMR3PutBool(pSSM, pGstCtx->hwvirt.fGif);
2610	}
2611	if (pVM->cpum.s.GuestFeatures.fVmx)
2612	{
2613	Assert(pGstCtx->hwvirt.vmx.CTX_SUFF(pVmcs));
2614	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmxon);
2615	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmcs);
2616	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
2617	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxRootMode);
2618	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
2619	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInterceptEvents);
2620	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
2621	SSMR3PutStructEx(pSSM, pGstCtx->hwvirt.vmx.pVmcsR3, sizeof(VMXVVMCS), 0, g_aVmxHwvirtVmcs, NULL);
2622	SSMR3PutStructEx(pSSM, pGstCtx->hwvirt.vmx.pShadowVmcsR3, sizeof(VMXVVMCS), 0, g_aVmxHwvirtVmcs, NULL);
2623	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pvVmreadBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
2624	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pvVmwriteBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
2625	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pEntryMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2626	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pExitMsrStoreAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2627	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pExitMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2628	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pvMsrBitmapR3, VMX_V_MSR_BITMAP_SIZE);
2629	SSMR3PutMem(pSSM, pGstCtx->hwvirt.vmx.pvIoBitmapR3, VMX_V_IO_BITMAP_A_SIZE + VMX_V_IO_BITMAP_B_SIZE);
2630	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
2631	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uPrevPauseTick);
2632	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uEntryTick);
2633	SSMR3PutU16(pSSM, pGstCtx->hwvirt.vmx.offVirtApicWrite);
2634	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
2635	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64FeatCtrl);
2636	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Basic);
2637	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
2638	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
2639	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
2640	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
2641	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
2642	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
2643	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
2644	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
2645	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
2646	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Misc);
2647	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
2648	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
2649	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
2650	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
2651	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
2652	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
2653	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
2654	}
2655	SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
2656	SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
2657	AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
2658	SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
2659	}
2660
2661	cpumR3SaveCpuId(pVM, pSSM);
2662	return VINF_SUCCESS;
2663	}
2664
2665
2666	/**
2667	* @callback_method_impl{FNSSMINTLOADPREP}
2668	*/
2669	static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
2670	{
2671	NOREF(pSSM);
2672	pVM->cpum.s.fPendingRestore = true;
2673	return VINF_SUCCESS;
2674	}
2675
2676
2677	/**
2678	* @callback_method_impl{FNSSMINTLOADEXEC}
2679	*/
2680	static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2681	{
2682	int rc; /* Only for AssertRCReturn use. */
2683
2684	/*
2685	* Validate version.
2686	*/
2687	if ( uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_IEM
2688	&& uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_SVM
2689	&& uVersion != CPUM_SAVED_STATE_VERSION_XSAVE
2690	&& uVersion != CPUM_SAVED_STATE_VERSION_GOOD_CPUID_COUNT
2691	&& uVersion != CPUM_SAVED_STATE_VERSION_BAD_CPUID_COUNT
2692	&& uVersion != CPUM_SAVED_STATE_VERSION_PUT_STRUCT
2693	&& uVersion != CPUM_SAVED_STATE_VERSION_MEM
2694	&& uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
2695	&& uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
2696	&& uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
2697	&& uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
2698	&& uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
2699	&& uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
2700	{
2701	AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
2702	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2703	}
2704
2705	if (uPass == SSM_PASS_FINAL)
2706	{
2707	/*
2708	* Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
2709	* really old SSM file versions.)
2710	*/
2711	if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2712	SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
2713	else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
2714	SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR));
2715
2716	/*
2717	* Figure x86 and ctx field definitions to use for older states.
2718	*/
2719	uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
2720	PCSSMFIELD paCpumCtx1Fields = g_aCpumX87Fields;
2721	PCSSMFIELD paCpumCtx2Fields = g_aCpumCtxFields;
2722	if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2723	{
2724	paCpumCtx1Fields = g_aCpumX87FieldsV16;
2725	paCpumCtx2Fields = g_aCpumCtxFieldsV16;
2726	}
2727	else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2728	{
2729	paCpumCtx1Fields = g_aCpumX87FieldsMem;
2730	paCpumCtx2Fields = g_aCpumCtxFieldsMem;
2731	}
2732
2733	/*
2734	* The hyper state used to preceed the CPU count. Starting with
2735	* XSAVE it was moved down till after we've got the count.
2736	*/
2737	CPUMCTX HyperCtxIgnored;
2738	if (uVersion < CPUM_SAVED_STATE_VERSION_XSAVE)
2739	{
2740	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2741	{
2742	X86FXSTATE Ign;
2743	SSMR3GetStructEx(pSSM, &Ign, sizeof(Ign), fLoad \| SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
2744	SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored),
2745	fLoad \| SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
2746	}
2747	}
2748
2749	if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
2750	{
2751	uint32_t cCpus;
2752	rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
2753	AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
2754	VERR_SSM_UNEXPECTED_DATA);
2755	}
2756	AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
2757	\|\| pVM->cCpus == 1,
2758	("cCpus=%u\n", pVM->cCpus),
2759	VERR_SSM_UNEXPECTED_DATA);
2760
2761	uint32_t cbMsrs = 0;
2762	if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2763	{
2764	rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
2765	AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
2766	VERR_SSM_UNEXPECTED_DATA);
2767	AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
2768	VERR_SSM_UNEXPECTED_DATA);
2769	}
2770
2771	/*
2772	* Do the per-CPU restoring.
2773	*/
2774	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2775	{
2776	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2777	PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
2778
2779	if (uVersion >= CPUM_SAVED_STATE_VERSION_XSAVE)
2780	{
2781	/*
2782	* The XSAVE saved state layout moved the hyper state down here.
2783	*/
2784	rc = SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored), 0, g_aCpumCtxFields, NULL);
2785	AssertRCReturn(rc, rc);
2786
2787	/*
2788	* Start by restoring the CPUMCTX structure and the X86FXSAVE bits of the extended state.
2789	*/
2790	rc = SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2791	rc = SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87), 0, g_aCpumX87Fields, NULL);
2792	AssertRCReturn(rc, rc);
2793
2794	/* Check that the xsave/xrstor mask is valid (invalid results in #GP). */
2795	if (pGstCtx->fXStateMask != 0)
2796	{
2797	AssertLogRelMsgReturn(!(pGstCtx->fXStateMask & ~pVM->cpum.s.fXStateGuestMask),
2798	("fXStateMask=%#RX64 fXStateGuestMask=%#RX64\n",
2799	pGstCtx->fXStateMask, pVM->cpum.s.fXStateGuestMask),
2800	VERR_CPUM_INCOMPATIBLE_XSAVE_COMP_MASK);
2801	AssertLogRelMsgReturn(pGstCtx->fXStateMask & XSAVE_C_X87,
2802	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2803	AssertLogRelMsgReturn((pGstCtx->fXStateMask & (XSAVE_C_SSE \| XSAVE_C_YMM)) != XSAVE_C_YMM,
2804	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2805	AssertLogRelMsgReturn( (pGstCtx->fXStateMask & (XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI)) == 0
2806	\|\| (pGstCtx->fXStateMask & (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI))
2807	== (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI),
2808	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2809	}
2810
2811	/* Check that the XCR0 mask is valid (invalid results in #GP). */
2812	AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87, ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XCR0);
2813	if (pGstCtx->aXcr[0] != XSAVE_C_X87)
2814	{
2815	AssertLogRelMsgReturn(!(pGstCtx->aXcr[0] & ~(pGstCtx->fXStateMask \| XSAVE_C_X87)),
2816	("xcr0=%#RX64 fXStateMask=%#RX64\n", pGstCtx->aXcr[0], pGstCtx->fXStateMask),
2817	VERR_CPUM_INVALID_XCR0);
2818	AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87,
2819	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2820	AssertLogRelMsgReturn((pGstCtx->aXcr[0] & (XSAVE_C_SSE \| XSAVE_C_YMM)) != XSAVE_C_YMM,
2821	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2822	AssertLogRelMsgReturn( (pGstCtx->aXcr[0] & (XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI)) == 0
2823	\|\| (pGstCtx->aXcr[0] & (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI))
2824	== (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI),
2825	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2826	}
2827
2828	/* Check that the XCR1 is zero, as we don't implement it yet. */
2829	AssertLogRelMsgReturn(!pGstCtx->aXcr[1], ("xcr1=%#RX64\n", pGstCtx->aXcr[1]), VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
2830
2831	/*
2832	* Restore the individual extended state components we support.
2833	*/
2834	if (pGstCtx->fXStateMask != 0)
2835	{
2836	rc = SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->Hdr, sizeof(pGstCtx->pXStateR3->Hdr),
2837	0, g_aCpumXSaveHdrFields, NULL);
2838	AssertRCReturn(rc, rc);
2839	AssertLogRelMsgReturn(!(pGstCtx->pXStateR3->Hdr.bmXState & ~pGstCtx->fXStateMask),
2840	("bmXState=%#RX64 fXStateMask=%#RX64\n",
2841	pGstCtx->pXStateR3->Hdr.bmXState, pGstCtx->fXStateMask),
2842	VERR_CPUM_INVALID_XSAVE_HDR);
2843	}
2844	if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2845	{
2846	PX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PX86XSAVEYMMHI);
2847	SSMR3GetStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2848	}
2849	if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2850	{
2851	PX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PX86XSAVEBNDREGS);
2852	SSMR3GetStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2853	}
2854	if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2855	{
2856	PX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PX86XSAVEBNDCFG);
2857	SSMR3GetStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2858	}
2859	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2860	{
2861	PX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PX86XSAVEZMMHI256);
2862	SSMR3GetStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2863	}
2864	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2865	{
2866	PX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PX86XSAVEZMM16HI);
2867	SSMR3GetStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2868	}
2869	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_SVM)
2870	{
2871	if (pVM->cpum.s.GuestFeatures.fSvm)
2872	{
2873	Assert(pGstCtx->hwvirt.svm.CTX_SUFF(pVmcb));
2874	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uMsrHSavePa);
2875	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.svm.GCPhysVmcb);
2876	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uPrevPauseTick);
2877	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilter);
2878	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilterThreshold);
2879	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.svm.fInterceptEvents);
2880	SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState),
2881	0 /* fFlags /, g_aSvmHwvirtHostState, NULL / pvUser */);
2882	SSMR3GetMem(pSSM, pGstCtx->hwvirt.svm.pVmcbR3, SVM_VMCB_PAGES << X86_PAGE_4K_SHIFT);
2883	SSMR3GetMem(pSSM, pGstCtx->hwvirt.svm.pvMsrBitmapR3, SVM_MSRPM_PAGES << X86_PAGE_4K_SHIFT);
2884	SSMR3GetMem(pSSM, pGstCtx->hwvirt.svm.pvIoBitmapR3, SVM_IOPM_PAGES << X86_PAGE_4K_SHIFT);
2885	SSMR3GetU32(pSSM, &pGstCtx->hwvirt.fLocalForcedActions);
2886	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.fGif);
2887	}
2888	}
2889	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_IEM)
2890	{
2891	if (pVM->cpum.s.GuestFeatures.fVmx)
2892	{
2893	Assert(pGstCtx->hwvirt.vmx.CTX_SUFF(pVmcs));
2894	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmxon);
2895	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmcs);
2896	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
2897	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxRootMode);
2898	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
2899	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInterceptEvents);
2900	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
2901	SSMR3GetStructEx(pSSM, pGstCtx->hwvirt.vmx.pVmcsR3, sizeof(VMXVVMCS), 0, g_aVmxHwvirtVmcs, NULL);
2902	SSMR3GetStructEx(pSSM, pGstCtx->hwvirt.vmx.pShadowVmcsR3, sizeof(VMXVVMCS), 0, g_aVmxHwvirtVmcs, NULL);
2903	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pvVmreadBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
2904	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pvVmwriteBitmapR3, VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
2905	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pEntryMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2906	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pExitMsrStoreAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2907	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pExitMsrLoadAreaR3, VMX_V_AUTOMSR_AREA_SIZE);
2908	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pvMsrBitmapR3, VMX_V_MSR_BITMAP_SIZE);
2909	SSMR3GetMem(pSSM, pGstCtx->hwvirt.vmx.pvIoBitmapR3, VMX_V_IO_BITMAP_A_SIZE + VMX_V_IO_BITMAP_B_SIZE);
2910	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
2911	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uPrevPauseTick);
2912	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uEntryTick);
2913	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.vmx.offVirtApicWrite);
2914	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
2915	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64FeatCtrl);
2916	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Basic);
2917	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
2918	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
2919	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
2920	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
2921	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
2922	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
2923	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
2924	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
2925	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
2926	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Misc);
2927	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
2928	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
2929	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
2930	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
2931	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
2932	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
2933	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
2934	}
2935	}
2936	}
2937	else
2938	{
2939	/*
2940	* Pre XSAVE saved state.
2941	*/
2942	SSMR3GetStructEx(pSSM, &pGstCtx->pXStateR3->x87, sizeof(pGstCtx->pXStateR3->x87),
2943	fLoad \| SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
2944	SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), fLoad \| SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
2945	}
2946
2947	/*
2948	* Restore a couple of flags and the MSRs.
2949	*/
2950	SSMR3GetU32(pSSM, &pVCpu->cpum.s.fUseFlags);
2951	SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
2952
2953	rc = VINF_SUCCESS;
2954	if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2955	rc = SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
2956	else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
2957	{
2958	SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
2959	rc = SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
2960	}
2961	AssertRCReturn(rc, rc);
2962
2963	/* REM and other may have cleared must-be-one fields in DR6 and
2964	DR7, fix these. */
2965	pGstCtx->dr[6] &= ~(X86_DR6_RAZ_MASK \| X86_DR6_MBZ_MASK);
2966	pGstCtx->dr[6] \|= X86_DR6_RA1_MASK;
2967	pGstCtx->dr[7] &= ~(X86_DR7_RAZ_MASK \| X86_DR7_MBZ_MASK);
2968	pGstCtx->dr[7] \|= X86_DR7_RA1_MASK;
2969	}
2970
2971	/* Older states does not have the internal selector register flags
2972	and valid selector value. Supply those. */
2973	if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2974	{
2975	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2976	{
2977	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2978	bool const fValid = true /!VM_IS_RAW_MODE_ENABLED(pVM)/
2979	\|\| ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2980	&& !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
2981	PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
2982	if (fValid)
2983	{
2984	for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2985	{
2986	paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
2987	paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
2988	}
2989
2990	pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2991	pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2992	}
2993	else
2994	{
2995	for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2996	{
2997	paSelReg[iSelReg].fFlags = 0;
2998	paSelReg[iSelReg].ValidSel = 0;
2999	}
3000
3001	/* This might not be 104% correct, but I think it's close
3002	enough for all practical purposes... (REM always loaded
3003	LDTR registers.) */
3004	pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
3005	pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
3006	}
3007	pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
3008	pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
3009	}
3010	}
3011
3012	/* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
3013	if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
3014	&& uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
3015	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3016	{
3017	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3018	pVCpu->cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
3019	}
3020
3021	/*
3022	* A quick sanity check.
3023	*/
3024	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3025	{
3026	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3027	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3028	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3029	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3030	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3031	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3032	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3033	}
3034	}
3035
3036	pVM->cpum.s.fPendingRestore = false;
3037
3038	/*
3039	* Guest CPUIDs (and VMX MSR features).
3040	*/
3041	if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2)
3042	{
3043	CPUMMSRS GuestMsrs;
3044	RT_ZERO(GuestMsrs);
3045
3046	CPUMFEATURES BaseFeatures;
3047	bool const fVmxGstFeat = pVM->cpum.s.GuestFeatures.fVmx;
3048	if (fVmxGstFeat)
3049	{
3050	/*
3051	* At this point the MSRs in the guest CPU-context are loaded with the guest VMX MSRs from the saved state.
3052	* However the VMX sub-features have not been exploded yet. So cache the base (host derived) VMX features
3053	* here so we can compare them for compatibility after exploding guest features.
3054	*/
3055	BaseFeatures = pVM->cpum.s.GuestFeatures;
3056
3057	/* Use the VMX MSR features from the saved state while exploding guest features. */
3058	GuestMsrs.hwvirt.vmx = pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.vmx.Msrs;
3059	}
3060
3061	/* Load CPUID and explode guest features. */
3062	rc = cpumR3LoadCpuId(pVM, pSSM, uVersion, &GuestMsrs);
3063	if (fVmxGstFeat)
3064	{
3065	/*
3066	* Check if the exploded VMX features from the saved state are compatible with the host-derived features
3067	* we cached earlier (above). The is required if we use hardware-assisted nested-guest execution with
3068	* VMX features presented to the guest.
3069	*/
3070	bool const fIsCompat = cpumR3AreVmxCpuFeaturesCompatible(pVM, &BaseFeatures, &pVM->cpum.s.GuestFeatures);
3071	if (!fIsCompat)
3072	return VERR_CPUM_INVALID_HWVIRT_FEAT_COMBO;
3073	}
3074	return rc;
3075	}
3076	return cpumR3LoadCpuIdPre32(pVM, pSSM, uVersion);
3077	}
3078
3079
3080	/**
3081	* @callback_method_impl{FNSSMINTLOADDONE}
3082	*/
3083	static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
3084	{
3085	if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
3086	return VINF_SUCCESS;
3087
3088	/* just check this since we can. / /* @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
3089	if (pVM->cpum.s.fPendingRestore)
3090	{
3091	LogRel(("CPUM: Missing state!\n"));
3092	return VERR_INTERNAL_ERROR_2;
3093	}
3094
3095	bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
3096	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3097	{
3098	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3099
3100	/* Notify PGM of the NXE states in case they've changed. */
3101	PGMNotifyNxeChanged(pVCpu, RT_BOOL(pVCpu->cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
3102
3103	/* During init. this is done in CPUMR3InitCompleted(). */
3104	if (fSupportsLongMode)
3105	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_SUPPORTS_LONGMODE;
3106	}
3107	return VINF_SUCCESS;
3108	}
3109
3110
3111	/**
3112	* Checks if the CPUM state restore is still pending.
3113	*
3114	* @returns true / false.
3115	* @param pVM The cross context VM structure.
3116	*/
3117	VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
3118	{
3119	return pVM->cpum.s.fPendingRestore;
3120	}
3121
3122
3123	/**
3124	* Formats the EFLAGS value into mnemonics.
3125	*
3126	* @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
3127	* @param efl The EFLAGS value.
3128	*/
3129	static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
3130	{
3131	/*
3132	* Format the flags.
3133	*/
3134	static const struct
3135	{
3136	const char pszSet; const char pszClear; uint32_t fFlag;
3137	} s_aFlags[] =
3138	{
3139	{ "vip",NULL, X86_EFL_VIP },
3140	{ "vif",NULL, X86_EFL_VIF },
3141	{ "ac", NULL, X86_EFL_AC },
3142	{ "vm", NULL, X86_EFL_VM },
3143	{ "rf", NULL, X86_EFL_RF },
3144	{ "nt", NULL, X86_EFL_NT },
3145	{ "ov", "nv", X86_EFL_OF },
3146	{ "dn", "up", X86_EFL_DF },
3147	{ "ei", "di", X86_EFL_IF },
3148	{ "tf", NULL, X86_EFL_TF },
3149	{ "nt", "pl", X86_EFL_SF },
3150	{ "nz", "zr", X86_EFL_ZF },
3151	{ "ac", "na", X86_EFL_AF },
3152	{ "po", "pe", X86_EFL_PF },
3153	{ "cy", "nc", X86_EFL_CF },
3154	};
3155	char *psz = pszEFlags;
3156	for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
3157	{
3158	const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
3159	if (pszAdd)
3160	{
3161	strcpy(psz, pszAdd);
3162	psz += strlen(pszAdd);
3163	*psz++ = ' ';
3164	}
3165	}
3166	psz[-1] = '\0';
3167	}
3168
3169
3170	/**
3171	* Formats a full register dump.
3172	*
3173	* @param pVM The cross context VM structure.
3174	* @param pCtx The context to format.
3175	* @param pCtxCore The context core to format.
3176	* @param pHlp Output functions.
3177	* @param enmType The dump type.
3178	* @param pszPrefix Register name prefix.
3179	*/
3180	static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType,
3181	const char *pszPrefix)
3182	{
3183	NOREF(pVM);
3184
3185	/*
3186	* Format the EFLAGS.
3187	*/
3188	uint32_t efl = pCtxCore->eflags.u32;
3189	char szEFlags[80];
3190	cpumR3InfoFormatFlags(&szEFlags[0], efl);
3191
3192	/*
3193	* Format the registers.
3194	*/
3195	switch (enmType)
3196	{
3197	case CPUMDUMPTYPE_TERSE:
3198	if (CPUMIsGuestIn64BitCodeEx(pCtx))
3199	pHlp->pfnPrintf(pHlp,
3200	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3201	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3202	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3203	"%sr14=%016RX64 %sr15=%016RX64\n"
3204	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3205	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3206	pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3207	pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3208	pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3209	pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3210	pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3211	pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3212	else
3213	pHlp->pfnPrintf(pHlp,
3214	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3215	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3216	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3217	pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3218	pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3219	pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3220	pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3221	break;
3222
3223	case CPUMDUMPTYPE_DEFAULT:
3224	if (CPUMIsGuestIn64BitCodeEx(pCtx))
3225	pHlp->pfnPrintf(pHlp,
3226	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3227	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3228	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3229	"%sr14=%016RX64 %sr15=%016RX64\n"
3230	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3231	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3232	"%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
3233	,
3234	pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3235	pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3236	pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3237	pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3238	pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3239	pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3240	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3241	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3242	else
3243	pHlp->pfnPrintf(pHlp,
3244	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3245	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3246	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3247	"%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
3248	,
3249	pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3250	pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3251	pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3252	pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3253	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3254	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3255	break;
3256
3257	case CPUMDUMPTYPE_VERBOSE:
3258	if (CPUMIsGuestIn64BitCodeEx(pCtx))
3259	pHlp->pfnPrintf(pHlp,
3260	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3261	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3262	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3263	"%sr14=%016RX64 %sr15=%016RX64\n"
3264	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3265	"%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3266	"%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3267	"%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3268	"%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3269	"%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3270	"%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3271	"%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
3272	"%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
3273	"%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
3274	"%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3275	"%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3276	"%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3277	"%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
3278	,
3279	pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3280	pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3281	pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3282	pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3283	pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
3284	pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
3285	pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
3286	pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
3287	pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
3288	pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
3289	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3290	pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3291	pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3292	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3293	pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3294	pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3295	pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3296	else
3297	pHlp->pfnPrintf(pHlp,
3298	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3299	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3300	"%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
3301	"%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
3302	"%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
3303	"%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
3304	"%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
3305	"%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
3306	"%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3307	"%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3308	"%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3309	"%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
3310	,
3311	pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3312	pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3313	pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
3314	pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3315	pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
3316	pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3317	pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
3318	pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3319	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3320	pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3321	pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3322	pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3323
3324	pHlp->pfnPrintf(pHlp, "%sxcr=%016RX64 %sxcr1=%016RX64 %sxss=%016RX64 (fXStateMask=%016RX64)\n",
3325	pszPrefix, pCtx->aXcr[0], pszPrefix, pCtx->aXcr[1],
3326	pszPrefix, UINT64_C(0) /** @todo XSS */, pCtx->fXStateMask);
3327	if (pCtx->CTX_SUFF(pXState))
3328	{
3329	PX86FXSTATE pFpuCtx = &pCtx->CTX_SUFF(pXState)->x87;
3330	pHlp->pfnPrintf(pHlp,
3331	"%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
3332	"%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
3333	,
3334	pszPrefix, pFpuCtx->FCW, pszPrefix, pFpuCtx->FSW, pszPrefix, pFpuCtx->FTW, pszPrefix, pFpuCtx->FOP,
3335	pszPrefix, pFpuCtx->MXCSR, pszPrefix, pFpuCtx->MXCSR_MASK,
3336	pszPrefix, pFpuCtx->FPUIP, pszPrefix, pFpuCtx->CS, pszPrefix, pFpuCtx->Rsrvd1,
3337	pszPrefix, pFpuCtx->FPUDP, pszPrefix, pFpuCtx->DS, pszPrefix, pFpuCtx->Rsrvd2
3338	);
3339	/*
3340	* The FSAVE style memory image contains ST(0)-ST(7) at increasing addresses,
3341	* not (FP)R0-7 as Intel SDM suggests.
3342	*/
3343	unsigned iShift = (pFpuCtx->FSW >> 11) & 7;
3344	for (unsigned iST = 0; iST < RT_ELEMENTS(pFpuCtx->aRegs); iST++)
3345	{
3346	unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pFpuCtx->aRegs);
3347	unsigned uTag = (pFpuCtx->FTW >> (2 * iFPR)) & 3;
3348	char chSign = pFpuCtx->aRegs[iST].au16[4] & 0x8000 ? '-' : '+';
3349	unsigned iInteger = (unsigned)(pFpuCtx->aRegs[iST].au64[0] >> 63);
3350	uint64_t u64Fraction = pFpuCtx->aRegs[iST].au64[0] & UINT64_C(0x7fffffffffffffff);
3351	int iExponent = pFpuCtx->aRegs[iST].au16[4] & 0x7fff;
3352	iExponent -= 16383; /* subtract bias */
3353	/** @todo This isn't entirenly correct and needs more work! */
3354	pHlp->pfnPrintf(pHlp,
3355	"%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu * 2 ^ %d (*)",
3356	pszPrefix, iST, pszPrefix, iFPR,
3357	pFpuCtx->aRegs[iST].au16[4], pFpuCtx->aRegs[iST].au32[1], pFpuCtx->aRegs[iST].au32[0],
3358	uTag, chSign, iInteger, u64Fraction, iExponent);
3359	if (pFpuCtx->aRegs[iST].au16[5] \|\| pFpuCtx->aRegs[iST].au16[6] \|\| pFpuCtx->aRegs[iST].au16[7])
3360	pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
3361	pFpuCtx->aRegs[iST].au16[5], pFpuCtx->aRegs[iST].au16[6], pFpuCtx->aRegs[iST].au16[7]);
3362	else
3363	pHlp->pfnPrintf(pHlp, "\n");
3364	}
3365
3366	/* XMM/YMM/ZMM registers. */
3367	if (pCtx->fXStateMask & XSAVE_C_YMM)
3368	{
3369	PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
3370	if (!(pCtx->fXStateMask & XSAVE_C_ZMM_HI256))
3371	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3372	pHlp->pfnPrintf(pHlp, "%sYMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3373	pszPrefix, i, i < 10 ? " " : "",
3374	pYmmHiCtx->aYmmHi[i].au32[3],
3375	pYmmHiCtx->aYmmHi[i].au32[2],
3376	pYmmHiCtx->aYmmHi[i].au32[1],
3377	pYmmHiCtx->aYmmHi[i].au32[0],
3378	pFpuCtx->aXMM[i].au32[3],
3379	pFpuCtx->aXMM[i].au32[2],
3380	pFpuCtx->aXMM[i].au32[1],
3381	pFpuCtx->aXMM[i].au32[0]);
3382	else
3383	{
3384	PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
3385	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3386	pHlp->pfnPrintf(pHlp,
3387	"%sZMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3388	pszPrefix, i, i < 10 ? " " : "",
3389	pZmmHi256->aHi256Regs[i].au32[7],
3390	pZmmHi256->aHi256Regs[i].au32[6],
3391	pZmmHi256->aHi256Regs[i].au32[5],
3392	pZmmHi256->aHi256Regs[i].au32[4],
3393	pZmmHi256->aHi256Regs[i].au32[3],
3394	pZmmHi256->aHi256Regs[i].au32[2],
3395	pZmmHi256->aHi256Regs[i].au32[1],
3396	pZmmHi256->aHi256Regs[i].au32[0],
3397	pYmmHiCtx->aYmmHi[i].au32[3],
3398	pYmmHiCtx->aYmmHi[i].au32[2],
3399	pYmmHiCtx->aYmmHi[i].au32[1],
3400	pYmmHiCtx->aYmmHi[i].au32[0],
3401	pFpuCtx->aXMM[i].au32[3],
3402	pFpuCtx->aXMM[i].au32[2],
3403	pFpuCtx->aXMM[i].au32[1],
3404	pFpuCtx->aXMM[i].au32[0]);
3405
3406	PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
3407	for (unsigned i = 0; i < RT_ELEMENTS(pZmm16Hi->aRegs); i++)
3408	pHlp->pfnPrintf(pHlp,
3409	"%sZMM%u=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3410	pszPrefix, i + 16,
3411	pZmm16Hi->aRegs[i].au32[15],
3412	pZmm16Hi->aRegs[i].au32[14],
3413	pZmm16Hi->aRegs[i].au32[13],
3414	pZmm16Hi->aRegs[i].au32[12],
3415	pZmm16Hi->aRegs[i].au32[11],
3416	pZmm16Hi->aRegs[i].au32[10],
3417	pZmm16Hi->aRegs[i].au32[9],
3418	pZmm16Hi->aRegs[i].au32[8],
3419	pZmm16Hi->aRegs[i].au32[7],
3420	pZmm16Hi->aRegs[i].au32[6],
3421	pZmm16Hi->aRegs[i].au32[5],
3422	pZmm16Hi->aRegs[i].au32[4],
3423	pZmm16Hi->aRegs[i].au32[3],
3424	pZmm16Hi->aRegs[i].au32[2],
3425	pZmm16Hi->aRegs[i].au32[1],
3426	pZmm16Hi->aRegs[i].au32[0]);
3427	}
3428	}
3429	else
3430	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3431	pHlp->pfnPrintf(pHlp,
3432	i & 1
3433	? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
3434	: "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
3435	pszPrefix, i, i < 10 ? " " : "",
3436	pFpuCtx->aXMM[i].au32[3],
3437	pFpuCtx->aXMM[i].au32[2],
3438	pFpuCtx->aXMM[i].au32[1],
3439	pFpuCtx->aXMM[i].au32[0]);
3440
3441	if (pCtx->fXStateMask & XSAVE_C_OPMASK)
3442	{
3443	PCX86XSAVEOPMASK pOpMask = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_OPMASK_BIT, PCX86XSAVEOPMASK);
3444	for (unsigned i = 0; i < RT_ELEMENTS(pOpMask->aKRegs); i += 4)
3445	pHlp->pfnPrintf(pHlp, "%sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64\n",
3446	pszPrefix, i + 0, pOpMask->aKRegs[i + 0],
3447	pszPrefix, i + 1, pOpMask->aKRegs[i + 1],
3448	pszPrefix, i + 2, pOpMask->aKRegs[i + 2],
3449	pszPrefix, i + 3, pOpMask->aKRegs[i + 3]);
3450	}
3451
3452	if (pCtx->fXStateMask & XSAVE_C_BNDREGS)
3453	{
3454	PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
3455	for (unsigned i = 0; i < RT_ELEMENTS(pBndRegs->aRegs); i += 2)
3456	pHlp->pfnPrintf(pHlp, "%sBNDREG%u=%016RX64/%016RX64 %sBNDREG%u=%016RX64/%016RX64\n",
3457	pszPrefix, i, pBndRegs->aRegs[i].uLowerBound, pBndRegs->aRegs[i].uUpperBound,
3458	pszPrefix, i + 1, pBndRegs->aRegs[i + 1].uLowerBound, pBndRegs->aRegs[i + 1].uUpperBound);
3459	}
3460
3461	if (pCtx->fXStateMask & XSAVE_C_BNDCSR)
3462	{
3463	PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
3464	pHlp->pfnPrintf(pHlp, "%sBNDCFG.CONFIG=%016RX64 %sBNDCFG.STATUS=%016RX64\n",
3465	pszPrefix, pBndCfg->fConfig, pszPrefix, pBndCfg->fStatus);
3466	}
3467
3468	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->au32RsrvdRest); i++)
3469	if (pFpuCtx->au32RsrvdRest[i])
3470	pHlp->pfnPrintf(pHlp, "%sRsrvdRest[%u]=%RX32 (offset=%#x)\n",
3471	pszPrefix, i, pFpuCtx->au32RsrvdRest[i], RT_UOFFSETOF_DYN(X86FXSTATE, au32RsrvdRest[i]) );
3472	}
3473
3474	pHlp->pfnPrintf(pHlp,
3475	"%sEFER =%016RX64\n"
3476	"%sPAT =%016RX64\n"
3477	"%sSTAR =%016RX64\n"
3478	"%sCSTAR =%016RX64\n"
3479	"%sLSTAR =%016RX64\n"
3480	"%sSFMASK =%016RX64\n"
3481	"%sKERNELGSBASE =%016RX64\n",
3482	pszPrefix, pCtx->msrEFER,
3483	pszPrefix, pCtx->msrPAT,
3484	pszPrefix, pCtx->msrSTAR,
3485	pszPrefix, pCtx->msrCSTAR,
3486	pszPrefix, pCtx->msrLSTAR,
3487	pszPrefix, pCtx->msrSFMASK,
3488	pszPrefix, pCtx->msrKERNELGSBASE);
3489	break;
3490	}
3491	}
3492
3493
3494	/**
3495	* Display all cpu states and any other cpum info.
3496	*
3497	* @param pVM The cross context VM structure.
3498	* @param pHlp The info helper functions.
3499	* @param pszArgs Arguments, ignored.
3500	*/
3501	static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3502	{
3503	cpumR3InfoGuest(pVM, pHlp, pszArgs);
3504	cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
3505	cpumR3InfoGuestHwvirt(pVM, pHlp, pszArgs);
3506	cpumR3InfoHyper(pVM, pHlp, pszArgs);
3507	cpumR3InfoHost(pVM, pHlp, pszArgs);
3508	}
3509
3510
3511	/**
3512	* Parses the info argument.
3513	*
3514	* The argument starts with 'verbose', 'terse' or 'default' and then
3515	* continues with the comment string.
3516	*
3517	* @param pszArgs The pointer to the argument string.
3518	* @param penmType Where to store the dump type request.
3519	* @param ppszComment Where to store the pointer to the comment string.
3520	*/
3521	static void cpumR3InfoParseArg(const char pszArgs, CPUMDUMPTYPE penmType, const char **ppszComment)
3522	{
3523	if (!pszArgs)
3524	{
3525	*penmType = CPUMDUMPTYPE_DEFAULT;
3526	*ppszComment = "";
3527	}
3528	else
3529	{
3530	if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
3531	{
3532	pszArgs += 7;
3533	*penmType = CPUMDUMPTYPE_VERBOSE;
3534	}
3535	else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
3536	{
3537	pszArgs += 5;
3538	*penmType = CPUMDUMPTYPE_TERSE;
3539	}
3540	else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
3541	{
3542	pszArgs += 7;
3543	*penmType = CPUMDUMPTYPE_DEFAULT;
3544	}
3545	else
3546	*penmType = CPUMDUMPTYPE_DEFAULT;
3547	*ppszComment = RTStrStripL(pszArgs);
3548	}
3549	}
3550
3551
3552	/**
3553	* Display the guest cpu state.
3554	*
3555	* @param pVM The cross context VM structure.
3556	* @param pHlp The info helper functions.
3557	* @param pszArgs Arguments.
3558	*/
3559	static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3560	{
3561	CPUMDUMPTYPE enmType;
3562	const char *pszComment;
3563	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3564
3565	PVMCPU pVCpu = VMMGetCpu(pVM);
3566	if (!pVCpu)
3567	pVCpu = pVM->apCpusR3[0];
3568
3569	pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
3570
3571	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3572	cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
3573	}
3574
3575
3576	/**
3577	* Displays an SVM VMCB control area.
3578	*
3579	* @param pHlp The info helper functions.
3580	* @param pVmcbCtrl Pointer to a SVM VMCB controls area.
3581	* @param pszPrefix Caller specified string prefix.
3582	*/
3583	static void cpumR3InfoSvmVmcbCtrl(PCDBGFINFOHLP pHlp, PCSVMVMCBCTRL pVmcbCtrl, const char *pszPrefix)
3584	{
3585	AssertReturnVoid(pHlp);
3586	AssertReturnVoid(pVmcbCtrl);
3587
3588	pHlp->pfnPrintf(pHlp, "%sCRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdCRx);
3589	pHlp->pfnPrintf(pHlp, "%sCRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrCRx);
3590	pHlp->pfnPrintf(pHlp, "%sDRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdDRx);
3591	pHlp->pfnPrintf(pHlp, "%sDRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrDRx);
3592	pHlp->pfnPrintf(pHlp, "%sException intercepts = %#RX32\n", pszPrefix, pVmcbCtrl->u32InterceptXcpt);
3593	pHlp->pfnPrintf(pHlp, "%sControl intercepts = %#RX64\n", pszPrefix, pVmcbCtrl->u64InterceptCtrl);
3594	pHlp->pfnPrintf(pHlp, "%sPause-filter threshold = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterThreshold);
3595	pHlp->pfnPrintf(pHlp, "%sPause-filter count = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterCount);
3596	pHlp->pfnPrintf(pHlp, "%sIOPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64IOPMPhysAddr);
3597	pHlp->pfnPrintf(pHlp, "%sMSRPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64MSRPMPhysAddr);
3598	pHlp->pfnPrintf(pHlp, "%sTSC offset = %#RX64\n", pszPrefix, pVmcbCtrl->u64TSCOffset);
3599	pHlp->pfnPrintf(pHlp, "%sTLB Control\n", pszPrefix);
3600	pHlp->pfnPrintf(pHlp, " %sASID = %#RX32\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u32ASID);
3601	pHlp->pfnPrintf(pHlp, " %sTLB-flush type = %u\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u8TLBFlush);
3602	pHlp->pfnPrintf(pHlp, "%sInterrupt Control\n", pszPrefix);
3603	pHlp->pfnPrintf(pHlp, " %sVTPR = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VTPR, pVmcbCtrl->IntCtrl.n.u8VTPR);
3604	pHlp->pfnPrintf(pHlp, " %sVIRQ (Pending) = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIrqPending);
3605	pHlp->pfnPrintf(pHlp, " %sVINTR vector = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VIntrVector);
3606	pHlp->pfnPrintf(pHlp, " %sVGIF = %u\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGif);
3607	pHlp->pfnPrintf(pHlp, " %sVINTR priority = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u4VIntrPrio);
3608	pHlp->pfnPrintf(pHlp, " %sIgnore TPR = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1IgnoreTPR);
3609	pHlp->pfnPrintf(pHlp, " %sVINTR masking = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIntrMasking);
3610	pHlp->pfnPrintf(pHlp, " %sVGIF enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGifEnable);
3611	pHlp->pfnPrintf(pHlp, " %sAVIC enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1AvicEnable);
3612	pHlp->pfnPrintf(pHlp, "%sInterrupt Shadow\n", pszPrefix);
3613	pHlp->pfnPrintf(pHlp, " %sInterrupt shadow = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1IntShadow);
3614	pHlp->pfnPrintf(pHlp, " %sGuest-interrupt Mask = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1GuestIntMask);
3615	pHlp->pfnPrintf(pHlp, "%sExit Code = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitCode);
3616	pHlp->pfnPrintf(pHlp, "%sEXITINFO1 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo1);
3617	pHlp->pfnPrintf(pHlp, "%sEXITINFO2 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo2);
3618	pHlp->pfnPrintf(pHlp, "%sExit Interrupt Info\n", pszPrefix);
3619	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1Valid);
3620	pHlp->pfnPrintf(pHlp, " %sVector = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u8Vector, pVmcbCtrl->ExitIntInfo.n.u8Vector);
3621	pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u3Type);
3622	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1ErrorCodeValid);
3623	pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u32ErrorCode);
3624	pHlp->pfnPrintf(pHlp, "%sNested paging and SEV\n", pszPrefix);
3625	pHlp->pfnPrintf(pHlp, " %sNested paging = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1NestedPaging);
3626	pHlp->pfnPrintf(pHlp, " %sSEV (Secure Encrypted VM) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1Sev);
3627	pHlp->pfnPrintf(pHlp, " %sSEV-ES (Encrypted State) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1SevEs);
3628	pHlp->pfnPrintf(pHlp, "%sEvent Inject\n", pszPrefix);
3629	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1Valid);
3630	pHlp->pfnPrintf(pHlp, " %sVector = %#RX32 (%u)\n", pszPrefix, pVmcbCtrl->EventInject.n.u8Vector, pVmcbCtrl->EventInject.n.u8Vector);
3631	pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->EventInject.n.u3Type);
3632	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1ErrorCodeValid);
3633	pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->EventInject.n.u32ErrorCode);
3634	pHlp->pfnPrintf(pHlp, "%sNested-paging CR3 = %#RX64\n", pszPrefix, pVmcbCtrl->u64NestedPagingCR3);
3635	pHlp->pfnPrintf(pHlp, "%sLBR Virtualization\n", pszPrefix);
3636	pHlp->pfnPrintf(pHlp, " %sLBR virt = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1LbrVirt);
3637	pHlp->pfnPrintf(pHlp, " %sVirt. VMSAVE/VMLOAD = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1VirtVmsaveVmload);
3638	pHlp->pfnPrintf(pHlp, "%sVMCB Clean Bits = %#RX32\n", pszPrefix, pVmcbCtrl->u32VmcbCleanBits);
3639	pHlp->pfnPrintf(pHlp, "%sNext-RIP = %#RX64\n", pszPrefix, pVmcbCtrl->u64NextRIP);
3640	pHlp->pfnPrintf(pHlp, "%sInstruction bytes fetched = %u\n", pszPrefix, pVmcbCtrl->cbInstrFetched);
3641	pHlp->pfnPrintf(pHlp, "%sInstruction bytes = %.*Rhxs\n", pszPrefix, sizeof(pVmcbCtrl->abInstr), pVmcbCtrl->abInstr);
3642	pHlp->pfnPrintf(pHlp, "%sAVIC\n", pszPrefix);
3643	pHlp->pfnPrintf(pHlp, " %sBar addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBar.n.u40Addr);
3644	pHlp->pfnPrintf(pHlp, " %sBacking page addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBackingPagePtr.n.u40Addr);
3645	pHlp->pfnPrintf(pHlp, " %sLogical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicLogicalTablePtr.n.u40Addr);
3646	pHlp->pfnPrintf(pHlp, " %sPhysical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u40Addr);
3647	pHlp->pfnPrintf(pHlp, " %sLast guest core Id = %u\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u8LastGuestCoreId);
3648	}
3649
3650
3651	/**
3652	* Helper for dumping the SVM VMCB selector registers.
3653	*
3654	* @param pHlp The info helper functions.
3655	* @param pSel Pointer to the SVM selector register.
3656	* @param pszName Name of the selector.
3657	* @param pszPrefix Caller specified string prefix.
3658	*/
3659	DECLINLINE(void) cpumR3InfoSvmVmcbSelReg(PCDBGFINFOHLP pHlp, PCSVMSELREG pSel, const char pszName, const char pszPrefix)
3660	{
3661	/* The string width of 4 used below is to handle 'LDTR'. Change later if longer register names are used. */
3662	pHlp->pfnPrintf(pHlp, "%s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", pszPrefix,
3663	pszName, pSel->u16Sel, pSel->u64Base, pSel->u32Limit, pSel->u16Attr);
3664	}
3665
3666
3667	/**
3668	* Helper for dumping the SVM VMCB GDTR/IDTR registers.
3669	*
3670	* @param pHlp The info helper functions.
3671	* @param pXdtr Pointer to the descriptor table register.
3672	* @param pszName Name of the descriptor table register.
3673	* @param pszPrefix Caller specified string prefix.
3674	*/
3675	DECLINLINE(void) cpumR3InfoSvmVmcbXdtr(PCDBGFINFOHLP pHlp, PCSVMXDTR pXdtr, const char pszName, const char pszPrefix)
3676	{
3677	/* The string width of 4 used below is to cover 'GDTR', 'IDTR'. Change later if longer register names are used. */
3678	pHlp->pfnPrintf(pHlp, "%s%-4s = %016RX64:%04x\n", pszPrefix, pszName, pXdtr->u64Base, pXdtr->u32Limit);
3679	}
3680
3681
3682	/**
3683	* Displays an SVM VMCB state-save area.
3684	*
3685	* @param pHlp The info helper functions.
3686	* @param pVmcbStateSave Pointer to a SVM VMCB controls area.
3687	* @param pszPrefix Caller specified string prefix.
3688	*/
3689	static void cpumR3InfoSvmVmcbStateSave(PCDBGFINFOHLP pHlp, PCSVMVMCBSTATESAVE pVmcbStateSave, const char *pszPrefix)
3690	{
3691	AssertReturnVoid(pHlp);
3692	AssertReturnVoid(pVmcbStateSave);
3693
3694	char szEFlags[80];
3695	cpumR3InfoFormatFlags(&szEFlags[0], pVmcbStateSave->u64RFlags);
3696
3697	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->CS, "CS", pszPrefix);
3698	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->SS, "SS", pszPrefix);
3699	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->ES, "ES", pszPrefix);
3700	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->DS, "DS", pszPrefix);
3701	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->FS, "FS", pszPrefix);
3702	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->GS, "GS", pszPrefix);
3703	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->LDTR, "LDTR", pszPrefix);
3704	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->TR, "TR", pszPrefix);
3705	cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->GDTR, "GDTR", pszPrefix);
3706	cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->IDTR, "IDTR", pszPrefix);
3707	pHlp->pfnPrintf(pHlp, "%sCPL = %u\n", pszPrefix, pVmcbStateSave->u8CPL);
3708	pHlp->pfnPrintf(pHlp, "%sEFER = %#RX64\n", pszPrefix, pVmcbStateSave->u64EFER);
3709	pHlp->pfnPrintf(pHlp, "%sCR4 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR4);
3710	pHlp->pfnPrintf(pHlp, "%sCR3 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR3);
3711	pHlp->pfnPrintf(pHlp, "%sCR0 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR0);
3712	pHlp->pfnPrintf(pHlp, "%sDR7 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR7);
3713	pHlp->pfnPrintf(pHlp, "%sDR6 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR6);
3714	pHlp->pfnPrintf(pHlp, "%sRFLAGS = %#RX64 %31s\n", pszPrefix, pVmcbStateSave->u64RFlags, szEFlags);
3715	pHlp->pfnPrintf(pHlp, "%sRIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RIP);
3716	pHlp->pfnPrintf(pHlp, "%sRSP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RSP);
3717	pHlp->pfnPrintf(pHlp, "%sRAX = %#RX64\n", pszPrefix, pVmcbStateSave->u64RAX);
3718	pHlp->pfnPrintf(pHlp, "%sSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64STAR);
3719	pHlp->pfnPrintf(pHlp, "%sLSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64LSTAR);
3720	pHlp->pfnPrintf(pHlp, "%sCSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64CSTAR);
3721	pHlp->pfnPrintf(pHlp, "%sSFMASK = %#RX64\n", pszPrefix, pVmcbStateSave->u64SFMASK);
3722	pHlp->pfnPrintf(pHlp, "%sKERNELGSBASE = %#RX64\n", pszPrefix, pVmcbStateSave->u64KernelGSBase);
3723	pHlp->pfnPrintf(pHlp, "%sSysEnter CS = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterCS);
3724	pHlp->pfnPrintf(pHlp, "%sSysEnter EIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterEIP);
3725	pHlp->pfnPrintf(pHlp, "%sSysEnter ESP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterESP);
3726	pHlp->pfnPrintf(pHlp, "%sCR2 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR2);
3727	pHlp->pfnPrintf(pHlp, "%sPAT = %#RX64\n", pszPrefix, pVmcbStateSave->u64PAT);
3728	pHlp->pfnPrintf(pHlp, "%sDBGCTL = %#RX64\n", pszPrefix, pVmcbStateSave->u64DBGCTL);
3729	pHlp->pfnPrintf(pHlp, "%sBR_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_FROM);
3730	pHlp->pfnPrintf(pHlp, "%sBR_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_TO);
3731	pHlp->pfnPrintf(pHlp, "%sLASTXCPT_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPFROM);
3732	pHlp->pfnPrintf(pHlp, "%sLASTXCPT_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPTO);
3733	}
3734
3735
3736	/**
3737	* Displays a virtual-VMCS.
3738	*
3739	* @param pVCpu The cross context virtual CPU structure.
3740	* @param pHlp The info helper functions.
3741	* @param pVmcs Pointer to a virtual VMCS.
3742	* @param pszPrefix Caller specified string prefix.
3743	*/
3744	static void cpumR3InfoVmxVmcs(PVMCPU pVCpu, PCDBGFINFOHLP pHlp, PCVMXVVMCS pVmcs, const char *pszPrefix)
3745	{
3746	AssertReturnVoid(pHlp);
3747	AssertReturnVoid(pVmcs);
3748
3749	/* The string width of -4 used in the macros below to cover 'LDTR', 'GDTR', 'IDTR. */
3750	#define CPUMVMX_DUMP_HOST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3751	do { \
3752	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64}\n", \
3753	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Host##a_Seg##Base.u); \
3754	} while (0)
3755
3756	#define CPUMVMX_DUMP_HOST_FS_GS_TR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3757	do { \
3758	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64}\n", \
3759	(a_pszPrefix), (a_SegName), (a_pVmcs)->Host##a_Seg, (a_pVmcs)->u64Host##a_Seg##Base.u); \
3760	} while (0)
3761
3762	#define CPUMVMX_DUMP_GUEST_SEGREG(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3763	do { \
3764	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", \
3765	(a_pszPrefix), (a_SegName), (a_pVmcs)->Guest##a_Seg, (a_pVmcs)->u64Guest##a_Seg##Base.u, \
3766	(a_pVmcs)->u32Guest##a_Seg##Limit, (a_pVmcs)->u32Guest##a_Seg##Attr); \
3767	} while (0)
3768
3769	#define CPUMVMX_DUMP_GUEST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3770	do { \
3771	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64 limit=%08x}\n", \
3772	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Guest##a_Seg##Base.u, (a_pVmcs)->u32Guest##a_Seg##Limit); \
3773	} while (0)
3774
3775	/* Header. */
3776	{
3777	pHlp->pfnPrintf(pHlp, "%sHeader:\n", pszPrefix);
3778	pHlp->pfnPrintf(pHlp, " %sVMCS revision id = %#RX32\n", pszPrefix, pVmcs->u32VmcsRevId);
3779	pHlp->pfnPrintf(pHlp, " %sVMX-abort id = %#RX32 (%s)\n", pszPrefix, pVmcs->enmVmxAbort, VMXGetAbortDesc(pVmcs->enmVmxAbort));
3780	pHlp->pfnPrintf(pHlp, " %sVMCS state = %#x (%s)\n", pszPrefix, pVmcs->fVmcsState, VMXGetVmcsStateDesc(pVmcs->fVmcsState));
3781	}
3782
3783	/* Control fields. */
3784	{
3785	/* 16-bit. */
3786	pHlp->pfnPrintf(pHlp, "%sControl:\n", pszPrefix);
3787	pHlp->pfnPrintf(pHlp, " %sVPID = %#RX16\n", pszPrefix, pVmcs->u16Vpid);
3788	pHlp->pfnPrintf(pHlp, " %sPosted intr notify vector = %#RX16\n", pszPrefix, pVmcs->u16PostIntNotifyVector);
3789	pHlp->pfnPrintf(pHlp, " %sEPTP index = %#RX16\n", pszPrefix, pVmcs->u16EptpIndex);
3790
3791	/* 32-bit. */
3792	pHlp->pfnPrintf(pHlp, " %sPin ctls = %#RX32\n", pszPrefix, pVmcs->u32PinCtls);
3793	pHlp->pfnPrintf(pHlp, " %sProcessor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls);
3794	pHlp->pfnPrintf(pHlp, " %sSecondary processor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls2);
3795	pHlp->pfnPrintf(pHlp, " %sVM-exit ctls = %#RX32\n", pszPrefix, pVmcs->u32ExitCtls);
3796	pHlp->pfnPrintf(pHlp, " %sVM-entry ctls = %#RX32\n", pszPrefix, pVmcs->u32EntryCtls);
3797	pHlp->pfnPrintf(pHlp, " %sException bitmap = %#RX32\n", pszPrefix, pVmcs->u32XcptBitmap);
3798	pHlp->pfnPrintf(pHlp, " %sPage-fault mask = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMask);
3799	pHlp->pfnPrintf(pHlp, " %sPage-fault match = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMatch);
3800	pHlp->pfnPrintf(pHlp, " %sCR3-target count = %RU32\n", pszPrefix, pVmcs->u32Cr3TargetCount);
3801	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrStoreCount);
3802	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrLoadCount);
3803	pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load count = %RU32\n", pszPrefix, pVmcs->u32EntryMsrLoadCount);
3804	pHlp->pfnPrintf(pHlp, " %sVM-entry interruption info = %#RX32\n", pszPrefix, pVmcs->u32EntryIntInfo);
3805	{
3806	uint32_t const fInfo = pVmcs->u32EntryIntInfo;
3807	uint8_t const uType = VMX_ENTRY_INT_INFO_TYPE(fInfo);
3808	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_VALID(fInfo));
3809	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetEntryIntInfoTypeDesc(uType));
3810	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_ENTRY_INT_INFO_VECTOR(fInfo));
3811	pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
3812	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
3813	}
3814	pHlp->pfnPrintf(pHlp, " %sVM-entry xcpt error-code = %#RX32\n", pszPrefix, pVmcs->u32EntryXcptErrCode);
3815	pHlp->pfnPrintf(pHlp, " %sVM-entry instr length = %u byte(s)\n", pszPrefix, pVmcs->u32EntryInstrLen);
3816	pHlp->pfnPrintf(pHlp, " %sTPR threshold = %#RX32\n", pszPrefix, pVmcs->u32TprThreshold);
3817	pHlp->pfnPrintf(pHlp, " %sPLE gap = %#RX32\n", pszPrefix, pVmcs->u32PleGap);
3818	pHlp->pfnPrintf(pHlp, " %sPLE window = %#RX32\n", pszPrefix, pVmcs->u32PleWindow);
3819
3820	/* 64-bit. */
3821	pHlp->pfnPrintf(pHlp, " %sIO-bitmap A addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapA.u);
3822	pHlp->pfnPrintf(pHlp, " %sIO-bitmap B addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapB.u);
3823	pHlp->pfnPrintf(pHlp, " %sMSR-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrMsrBitmap.u);
3824	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrStore.u);
3825	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrLoad.u);
3826	pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEntryMsrLoad.u);
3827	pHlp->pfnPrintf(pHlp, " %sExecutive VMCS ptr = %#RX64\n", pszPrefix, pVmcs->u64ExecVmcsPtr.u);
3828	pHlp->pfnPrintf(pHlp, " %sPML addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPml.u);
3829	pHlp->pfnPrintf(pHlp, " %sTSC offset = %#RX64\n", pszPrefix, pVmcs->u64TscOffset.u);
3830	pHlp->pfnPrintf(pHlp, " %sVirtual-APIC addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVirtApic.u);
3831	pHlp->pfnPrintf(pHlp, " %sAPIC-access addr = %#RX64\n", pszPrefix, pVmcs->u64AddrApicAccess.u);
3832	pHlp->pfnPrintf(pHlp, " %sPosted-intr desc addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPostedIntDesc.u);
3833	pHlp->pfnPrintf(pHlp, " %sVM-functions control = %#RX64\n", pszPrefix, pVmcs->u64VmFuncCtls.u);
3834	pHlp->pfnPrintf(pHlp, " %sEPTP ptr = %#RX64\n", pszPrefix, pVmcs->u64EptpPtr.u);
3835	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 0 addr = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap0.u);
3836	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 1 addr = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap1.u);
3837	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 2 addr = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap2.u);
3838	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 3 addr = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap3.u);
3839	pHlp->pfnPrintf(pHlp, " %sEPTP-list addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEptpList.u);
3840	pHlp->pfnPrintf(pHlp, " %sVMREAD-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmreadBitmap.u);
3841	pHlp->pfnPrintf(pHlp, " %sVMWRITE-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmwriteBitmap.u);
3842	pHlp->pfnPrintf(pHlp, " %sVirt-Xcpt info addr = %#RX64\n", pszPrefix, pVmcs->u64AddrXcptVeInfo.u);
3843	pHlp->pfnPrintf(pHlp, " %sXSS-bitmap = %#RX64\n", pszPrefix, pVmcs->u64XssBitmap.u);
3844	pHlp->pfnPrintf(pHlp, " %sENCLS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclsBitmap.u);
3845	pHlp->pfnPrintf(pHlp, " %sSPPT ptr = %#RX64\n", pszPrefix, pVmcs->u64SpptPtr.u);
3846	pHlp->pfnPrintf(pHlp, " %sTSC multiplier = %#RX64\n", pszPrefix, pVmcs->u64TscMultiplier.u);
3847
3848	/* Natural width. */
3849	pHlp->pfnPrintf(pHlp, " %sCR0 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr0Mask.u);
3850	pHlp->pfnPrintf(pHlp, " %sCR4 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr4Mask.u);
3851	pHlp->pfnPrintf(pHlp, " %sCR0 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr0ReadShadow.u);
3852	pHlp->pfnPrintf(pHlp, " %sCR4 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr4ReadShadow.u);
3853	pHlp->pfnPrintf(pHlp, " %sCR3-target 0 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target0.u);
3854	pHlp->pfnPrintf(pHlp, " %sCR3-target 1 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target1.u);
3855	pHlp->pfnPrintf(pHlp, " %sCR3-target 2 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target2.u);
3856	pHlp->pfnPrintf(pHlp, " %sCR3-target 3 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target3.u);
3857	}
3858
3859	/* Guest state. */
3860	{
3861	char szEFlags[80];
3862	cpumR3InfoFormatFlags(&szEFlags[0], pVmcs->u64GuestRFlags.u);
3863	pHlp->pfnPrintf(pHlp, "%sGuest state:\n", pszPrefix);
3864
3865	/* 16-bit. */
3866	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Cs, "cs", pszPrefix);
3867	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ss, "ss", pszPrefix);
3868	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Es, "es", pszPrefix);
3869	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ds, "ds", pszPrefix);
3870	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Fs, "fs", pszPrefix);
3871	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Gs, "gs", pszPrefix);
3872	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ldtr, "ldtr", pszPrefix);
3873	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Tr, "tr", pszPrefix);
3874	CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Gdtr, "gdtr", pszPrefix);
3875	CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Idtr, "idtr", pszPrefix);
3876	pHlp->pfnPrintf(pHlp, " %sInterrupt status = %#RX16\n", pszPrefix, pVmcs->u16GuestIntStatus);
3877	pHlp->pfnPrintf(pHlp, " %sPML index = %#RX16\n", pszPrefix, pVmcs->u16PmlIndex);
3878
3879	/* 32-bit. */
3880	pHlp->pfnPrintf(pHlp, " %sInterruptibility state = %#RX32\n", pszPrefix, pVmcs->u32GuestIntrState);
3881	pHlp->pfnPrintf(pHlp, " %sActivity state = %#RX32\n", pszPrefix, pVmcs->u32GuestActivityState);
3882	pHlp->pfnPrintf(pHlp, " %sSMBASE = %#RX32\n", pszPrefix, pVmcs->u32GuestSmBase);
3883	pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32GuestSysenterCS);
3884	pHlp->pfnPrintf(pHlp, " %sVMX-preemption timer value = %#RX32\n", pszPrefix, pVmcs->u32PreemptTimer);
3885
3886	/* 64-bit. */
3887	pHlp->pfnPrintf(pHlp, " %sVMCS link ptr = %#RX64\n", pszPrefix, pVmcs->u64VmcsLinkPtr.u);
3888	pHlp->pfnPrintf(pHlp, " %sDBGCTL = %#RX64\n", pszPrefix, pVmcs->u64GuestDebugCtlMsr.u);
3889	pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64GuestPatMsr.u);
3890	pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64GuestEferMsr.u);
3891	pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64GuestPerfGlobalCtlMsr.u);
3892	pHlp->pfnPrintf(pHlp, " %sPDPTE 0 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte0.u);
3893	pHlp->pfnPrintf(pHlp, " %sPDPTE 1 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte1.u);
3894	pHlp->pfnPrintf(pHlp, " %sPDPTE 2 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte2.u);
3895	pHlp->pfnPrintf(pHlp, " %sPDPTE 3 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte3.u);
3896	pHlp->pfnPrintf(pHlp, " %sBNDCFGS = %#RX64\n", pszPrefix, pVmcs->u64GuestBndcfgsMsr.u);
3897	pHlp->pfnPrintf(pHlp, " %sRTIT_CTL = %#RX64\n", pszPrefix, pVmcs->u64GuestRtitCtlMsr.u);
3898
3899	/* Natural width. */
3900	pHlp->pfnPrintf(pHlp, " %scr0 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr0.u);
3901	pHlp->pfnPrintf(pHlp, " %scr3 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr3.u);
3902	pHlp->pfnPrintf(pHlp, " %scr4 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr4.u);
3903	pHlp->pfnPrintf(pHlp, " %sdr7 = %#RX64\n", pszPrefix, pVmcs->u64GuestDr7.u);
3904	pHlp->pfnPrintf(pHlp, " %srsp = %#RX64\n", pszPrefix, pVmcs->u64GuestRsp.u);
3905	pHlp->pfnPrintf(pHlp, " %srip = %#RX64\n", pszPrefix, pVmcs->u64GuestRip.u);
3906	pHlp->pfnPrintf(pHlp, " %srflags = %#RX64 %31s\n",pszPrefix, pVmcs->u64GuestRFlags.u, szEFlags);
3907	pHlp->pfnPrintf(pHlp, " %sPending debug xcpts = %#RX64\n", pszPrefix, pVmcs->u64GuestPendingDbgXcpts.u);
3908	pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEsp.u);
3909	pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEip.u);
3910	}
3911
3912	/* Host state. */
3913	{
3914	pHlp->pfnPrintf(pHlp, "%sHost state:\n", pszPrefix);
3915
3916	/* 16-bit. */
3917	pHlp->pfnPrintf(pHlp, " %scs = %#RX16\n", pszPrefix, pVmcs->HostCs);
3918	pHlp->pfnPrintf(pHlp, " %sss = %#RX16\n", pszPrefix, pVmcs->HostSs);
3919	pHlp->pfnPrintf(pHlp, " %sds = %#RX16\n", pszPrefix, pVmcs->HostDs);
3920	pHlp->pfnPrintf(pHlp, " %ses = %#RX16\n", pszPrefix, pVmcs->HostEs);
3921	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Fs, "fs", pszPrefix);
3922	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Gs, "gs", pszPrefix);
3923	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Tr, "tr", pszPrefix);
3924	CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Gdtr, "gdtr", pszPrefix);
3925	CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Idtr, "idtr", pszPrefix);
3926
3927	/* 32-bit. */
3928	pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32HostSysenterCs);
3929
3930	/* 64-bit. */
3931	pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64HostEferMsr.u);
3932	pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64HostPatMsr.u);
3933	pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64HostPerfGlobalCtlMsr.u);
3934
3935	/* Natural width. */
3936	pHlp->pfnPrintf(pHlp, " %scr0 = %#RX64\n", pszPrefix, pVmcs->u64HostCr0.u);
3937	pHlp->pfnPrintf(pHlp, " %scr3 = %#RX64\n", pszPrefix, pVmcs->u64HostCr3.u);
3938	pHlp->pfnPrintf(pHlp, " %scr4 = %#RX64\n", pszPrefix, pVmcs->u64HostCr4.u);
3939	pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEsp.u);
3940	pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEip.u);
3941	pHlp->pfnPrintf(pHlp, " %srsp = %#RX64\n", pszPrefix, pVmcs->u64HostRsp.u);
3942	pHlp->pfnPrintf(pHlp, " %srip = %#RX64\n", pszPrefix, pVmcs->u64HostRip.u);
3943	}
3944
3945	/* Read-only fields. */
3946	{
3947	pHlp->pfnPrintf(pHlp, "%sRead-only data fields:\n", pszPrefix);
3948
3949	/* 16-bit (none currently). */
3950
3951	/* 32-bit. */
3952	pHlp->pfnPrintf(pHlp, " %sExit reason = %u (%s)\n", pszPrefix, pVmcs->u32RoExitReason, HMGetVmxExitName(pVmcs->u32RoExitReason));
3953	pHlp->pfnPrintf(pHlp, " %sExit qualification = %#RX64\n", pszPrefix, pVmcs->u64RoExitQual.u);
3954	pHlp->pfnPrintf(pHlp, " %sVM-instruction error = %#RX32\n", pszPrefix, pVmcs->u32RoVmInstrError);
3955	pHlp->pfnPrintf(pHlp, " %sVM-exit intr info = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntInfo);
3956	{
3957	uint32_t const fInfo = pVmcs->u32RoExitIntInfo;
3958	uint8_t const uType = VMX_EXIT_INT_INFO_TYPE(fInfo);
3959	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_VALID(fInfo));
3960	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetExitIntInfoTypeDesc(uType));
3961	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_EXIT_INT_INFO_VECTOR(fInfo));
3962	pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
3963	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
3964	}
3965	pHlp->pfnPrintf(pHlp, " %sVM-exit intr error-code = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntErrCode);
3966	pHlp->pfnPrintf(pHlp, " %sIDT-vectoring info = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringInfo);
3967	{
3968	uint32_t const fInfo = pVmcs->u32RoIdtVectoringInfo;
3969	uint8_t const uType = VMX_IDT_VECTORING_INFO_TYPE(fInfo);
3970	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_VALID(fInfo));
3971	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetIdtVectoringInfoTypeDesc(uType));
3972	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_IDT_VECTORING_INFO_VECTOR(fInfo));
3973	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(fInfo));
3974	}
3975	pHlp->pfnPrintf(pHlp, " %sIDT-vectoring error-code = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringErrCode);
3976	pHlp->pfnPrintf(pHlp, " %sVM-exit instruction length = %u byte(s)\n", pszPrefix, pVmcs->u32RoExitInstrLen);
3977	pHlp->pfnPrintf(pHlp, " %sVM-exit instruction info = %#RX64\n", pszPrefix, pVmcs->u32RoExitInstrInfo);
3978
3979	/* 64-bit. */
3980	pHlp->pfnPrintf(pHlp, " %sGuest-physical addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestPhysAddr.u);
3981
3982	/* Natural width. */
3983	pHlp->pfnPrintf(pHlp, " %sI/O RCX = %#RX64\n", pszPrefix, pVmcs->u64RoIoRcx.u);
3984	pHlp->pfnPrintf(pHlp, " %sI/O RSI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRsi.u);
3985	pHlp->pfnPrintf(pHlp, " %sI/O RDI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRdi.u);
3986	pHlp->pfnPrintf(pHlp, " %sI/O RIP = %#RX64\n", pszPrefix, pVmcs->u64RoIoRip.u);
3987	pHlp->pfnPrintf(pHlp, " %sGuest-linear addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestLinearAddr.u);
3988	}
3989
3990	#ifdef DEBUG_ramshankar
3991	if (pVmcs->u32ProcCtls & VMX_PROC_CTLS_USE_TPR_SHADOW)
3992	{
3993	void *pvPage = RTMemTmpAllocZ(VMX_V_VIRT_APIC_SIZE);
3994	Assert(pvPage);
3995	RTGCPHYS const GCPhysVirtApic = pVmcs->u64AddrVirtApic.u;
3996	int rc = PGMPhysSimpleReadGCPhys(pVCpu->CTX_SUFF(pVM), pvPage, GCPhysVirtApic, VMX_V_VIRT_APIC_SIZE);
3997	if (RT_SUCCESS(rc))
3998	{
3999	pHlp->pfnPrintf(pHlp, " %sVirtual-APIC page\n", pszPrefix);
4000	pHlp->pfnPrintf(pHlp, "%.*Rhxs\n", VMX_V_VIRT_APIC_SIZE, pvPage);
4001	pHlp->pfnPrintf(pHlp, "\n");
4002	}
4003	RTMemTmpFree(pvPage);
4004	}
4005	#else
4006	NOREF(pVCpu);
4007	#endif
4008
4009	#undef CPUMVMX_DUMP_HOST_XDTR
4010	#undef CPUMVMX_DUMP_HOST_FS_GS_TR
4011	#undef CPUMVMX_DUMP_GUEST_SEGREG
4012	#undef CPUMVMX_DUMP_GUEST_XDTR
4013	}
4014
4015
4016	/**
4017	* Display the guest's hardware-virtualization cpu state.
4018	*
4019	* @param pVM The cross context VM structure.
4020	* @param pHlp The info helper functions.
4021	* @param pszArgs Arguments, ignored.
4022	*/
4023	static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4024	{
4025	RT_NOREF(pszArgs);
4026
4027	PVMCPU pVCpu = VMMGetCpu(pVM);
4028	if (!pVCpu)
4029	pVCpu = pVM->apCpusR3[0];
4030
4031	/*
4032	* Figure out what to dump.
4033	*/
4034	/** @todo perhaps make this configurable through pszArgs, depending on how much
4035	* noise we wish to accept when nested hwvirt. isn't used. */
4036	#define CPUMHWVIRTDUMP_NONE (0)
4037	#define CPUMHWVIRTDUMP_SVM RT_BIT(0)
4038	#define CPUMHWVIRTDUMP_VMX RT_BIT(1)
4039	#define CPUMHWVIRTDUMP_COMMON RT_BIT(2)
4040	#define CPUMHWVIRTDUMP_LAST CPUMHWVIRTDUMP_VMX
4041
4042	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
4043	static const char *const s_aHwvirtModes[] = { "No/inactive", "SVM", "VMX", "Common" };
4044	bool const fSvm = pVM->cpum.s.GuestFeatures.fSvm;
4045	bool const fVmx = pVM->cpum.s.GuestFeatures.fVmx;
4046	uint8_t const idxHwvirtState = fSvm ? CPUMHWVIRTDUMP_SVM : (fVmx ? CPUMHWVIRTDUMP_VMX : CPUMHWVIRTDUMP_NONE);
4047	AssertCompile(CPUMHWVIRTDUMP_LAST <= RT_ELEMENTS(s_aHwvirtModes));
4048	Assert(idxHwvirtState < RT_ELEMENTS(s_aHwvirtModes));
4049	const char *pcszHwvirtMode = s_aHwvirtModes[idxHwvirtState];
4050	uint32_t fDumpState = idxHwvirtState \| CPUMHWVIRTDUMP_COMMON;
4051
4052	/*
4053	* Dump it.
4054	*/
4055	pHlp->pfnPrintf(pHlp, "VCPU[%u] hardware virtualization state:\n", pVCpu->idCpu);
4056
4057	if (fDumpState & CPUMHWVIRTDUMP_COMMON)
4058	pHlp->pfnPrintf(pHlp, "fLocalForcedActions = %#RX32\n", pCtx->hwvirt.fLocalForcedActions);
4059
4060	pHlp->pfnPrintf(pHlp, "%s hwvirt state%s\n", pcszHwvirtMode, (fDumpState & (CPUMHWVIRTDUMP_SVM \| CPUMHWVIRTDUMP_VMX)) ?
4061	":" : "");
4062	if (fDumpState & CPUMHWVIRTDUMP_SVM)
4063	{
4064	pHlp->pfnPrintf(pHlp, " fGif = %RTbool\n", pCtx->hwvirt.fGif);
4065
4066	char szEFlags[80];
4067	cpumR3InfoFormatFlags(&szEFlags[0], pCtx->hwvirt.svm.HostState.rflags.u);
4068	pHlp->pfnPrintf(pHlp, " uMsrHSavePa = %#RX64\n", pCtx->hwvirt.svm.uMsrHSavePa);
4069	pHlp->pfnPrintf(pHlp, " GCPhysVmcb = %#RGp\n", pCtx->hwvirt.svm.GCPhysVmcb);
4070	pHlp->pfnPrintf(pHlp, " VmcbCtrl:\n");
4071	cpumR3InfoSvmVmcbCtrl(pHlp, &pCtx->hwvirt.svm.pVmcbR3->ctrl, " " /* pszPrefix */);
4072	pHlp->pfnPrintf(pHlp, " VmcbStateSave:\n");
4073	cpumR3InfoSvmVmcbStateSave(pHlp, &pCtx->hwvirt.svm.pVmcbR3->guest, " " /* pszPrefix */);
4074	pHlp->pfnPrintf(pHlp, " HostState:\n");
4075	pHlp->pfnPrintf(pHlp, " uEferMsr = %#RX64\n", pCtx->hwvirt.svm.HostState.uEferMsr);
4076	pHlp->pfnPrintf(pHlp, " uCr0 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr0);
4077	pHlp->pfnPrintf(pHlp, " uCr4 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr4);
4078	pHlp->pfnPrintf(pHlp, " uCr3 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr3);
4079	pHlp->pfnPrintf(pHlp, " uRip = %#RX64\n", pCtx->hwvirt.svm.HostState.uRip);
4080	pHlp->pfnPrintf(pHlp, " uRsp = %#RX64\n", pCtx->hwvirt.svm.HostState.uRsp);
4081	pHlp->pfnPrintf(pHlp, " uRax = %#RX64\n", pCtx->hwvirt.svm.HostState.uRax);
4082	pHlp->pfnPrintf(pHlp, " rflags = %#RX64 %31s\n", pCtx->hwvirt.svm.HostState.rflags.u64, szEFlags);
4083	PCPUMSELREG pSel = &pCtx->hwvirt.svm.HostState.es;
4084	pHlp->pfnPrintf(pHlp, " es = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4085	pSel->Sel, pSel->u64Base, pSel->u32Limit, pSel->Attr.u);
4086	pSel = &pCtx->hwvirt.svm.HostState.cs;
4087	pHlp->pfnPrintf(pHlp, " cs = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4088	pSel->Sel, pSel->u64Base, pSel->u32Limit, pSel->Attr.u);
4089	pSel = &pCtx->hwvirt.svm.HostState.ss;
4090	pHlp->pfnPrintf(pHlp, " ss = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4091	pSel->Sel, pSel->u64Base, pSel->u32Limit, pSel->Attr.u);
4092	pSel = &pCtx->hwvirt.svm.HostState.ds;
4093	pHlp->pfnPrintf(pHlp, " ds = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4094	pSel->Sel, pSel->u64Base, pSel->u32Limit, pSel->Attr.u);
4095	pHlp->pfnPrintf(pHlp, " gdtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.gdtr.pGdt,
4096	pCtx->hwvirt.svm.HostState.gdtr.cbGdt);
4097	pHlp->pfnPrintf(pHlp, " idtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.idtr.pIdt,
4098	pCtx->hwvirt.svm.HostState.idtr.cbIdt);
4099	pHlp->pfnPrintf(pHlp, " cPauseFilter = %RU16\n", pCtx->hwvirt.svm.cPauseFilter);
4100	pHlp->pfnPrintf(pHlp, " cPauseFilterThreshold = %RU32\n", pCtx->hwvirt.svm.cPauseFilterThreshold);
4101	pHlp->pfnPrintf(pHlp, " fInterceptEvents = %u\n", pCtx->hwvirt.svm.fInterceptEvents);
4102	pHlp->pfnPrintf(pHlp, " pvMsrBitmapR3 = %p\n", pCtx->hwvirt.svm.pvMsrBitmapR3);
4103	pHlp->pfnPrintf(pHlp, " pvMsrBitmapR0 = %RKv\n", pCtx->hwvirt.svm.pvMsrBitmapR0);
4104	pHlp->pfnPrintf(pHlp, " pvIoBitmapR3 = %p\n", pCtx->hwvirt.svm.pvIoBitmapR3);
4105	pHlp->pfnPrintf(pHlp, " pvIoBitmapR0 = %RKv\n", pCtx->hwvirt.svm.pvIoBitmapR0);
4106	}
4107
4108	if (fDumpState & CPUMHWVIRTDUMP_VMX)
4109	{
4110	pHlp->pfnPrintf(pHlp, " GCPhysVmxon = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmxon);
4111	pHlp->pfnPrintf(pHlp, " GCPhysVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmcs);
4112	pHlp->pfnPrintf(pHlp, " GCPhysShadowVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysShadowVmcs);
4113	pHlp->pfnPrintf(pHlp, " enmDiag = %u (%s)\n", pCtx->hwvirt.vmx.enmDiag, HMGetVmxDiagDesc(pCtx->hwvirt.vmx.enmDiag));
4114	pHlp->pfnPrintf(pHlp, " uDiagAux = %#RX64\n", pCtx->hwvirt.vmx.uDiagAux);
4115	pHlp->pfnPrintf(pHlp, " enmAbort = %u (%s)\n", pCtx->hwvirt.vmx.enmAbort, VMXGetAbortDesc(pCtx->hwvirt.vmx.enmAbort));
4116	pHlp->pfnPrintf(pHlp, " uAbortAux = %u (%#x)\n", pCtx->hwvirt.vmx.uAbortAux, pCtx->hwvirt.vmx.uAbortAux);
4117	pHlp->pfnPrintf(pHlp, " fInVmxRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxRootMode);
4118	pHlp->pfnPrintf(pHlp, " fInVmxNonRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxNonRootMode);
4119	pHlp->pfnPrintf(pHlp, " fInterceptEvents = %RTbool\n", pCtx->hwvirt.vmx.fInterceptEvents);
4120	pHlp->pfnPrintf(pHlp, " fNmiUnblockingIret = %RTbool\n", pCtx->hwvirt.vmx.fNmiUnblockingIret);
4121	pHlp->pfnPrintf(pHlp, " uFirstPauseLoopTick = %RX64\n", pCtx->hwvirt.vmx.uFirstPauseLoopTick);
4122	pHlp->pfnPrintf(pHlp, " uPrevPauseTick = %RX64\n", pCtx->hwvirt.vmx.uPrevPauseTick);
4123	pHlp->pfnPrintf(pHlp, " uEntryTick = %RX64\n", pCtx->hwvirt.vmx.uEntryTick);
4124	pHlp->pfnPrintf(pHlp, " offVirtApicWrite = %#RX16\n", pCtx->hwvirt.vmx.offVirtApicWrite);
4125	pHlp->pfnPrintf(pHlp, " fVirtNmiBlocking = %RTbool\n", pCtx->hwvirt.vmx.fVirtNmiBlocking);
4126	pHlp->pfnPrintf(pHlp, " VMCS cache:\n");
4127	cpumR3InfoVmxVmcs(pVCpu, pHlp, pCtx->hwvirt.vmx.pVmcsR3, " " /* pszPrefix */);
4128	}
4129
4130	#undef CPUMHWVIRTDUMP_NONE
4131	#undef CPUMHWVIRTDUMP_COMMON
4132	#undef CPUMHWVIRTDUMP_SVM
4133	#undef CPUMHWVIRTDUMP_VMX
4134	#undef CPUMHWVIRTDUMP_LAST
4135	#undef CPUMHWVIRTDUMP_ALL
4136	}
4137
4138	/**
4139	* Display the current guest instruction
4140	*
4141	* @param pVM The cross context VM structure.
4142	* @param pHlp The info helper functions.
4143	* @param pszArgs Arguments, ignored.
4144	*/
4145	static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4146	{
4147	NOREF(pszArgs);
4148
4149	PVMCPU pVCpu = VMMGetCpu(pVM);
4150	if (!pVCpu)
4151	pVCpu = pVM->apCpusR3[0];
4152
4153	char szInstruction[256];
4154	szInstruction[0] = '\0';
4155	DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
4156	pHlp->pfnPrintf(pHlp, "\nCPUM%u: %s\n\n", pVCpu->idCpu, szInstruction);
4157	}
4158
4159
4160	/**
4161	* Display the hypervisor cpu state.
4162	*
4163	* @param pVM The cross context VM structure.
4164	* @param pHlp The info helper functions.
4165	* @param pszArgs Arguments, ignored.
4166	*/
4167	static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4168	{
4169	PVMCPU pVCpu = VMMGetCpu(pVM);
4170	if (!pVCpu)
4171	pVCpu = pVM->apCpusR3[0];
4172
4173	CPUMDUMPTYPE enmType;
4174	const char *pszComment;
4175	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
4176	pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
4177
4178	pHlp->pfnPrintf(pHlp,
4179	".dr0=%016RX64 .dr1=%016RX64 .dr2=%016RX64 .dr3=%016RX64\n"
4180	".dr4=%016RX64 .dr5=%016RX64 .dr6=%016RX64 .dr7=%016RX64\n",
4181	pVCpu->cpum.s.Hyper.dr[0], pVCpu->cpum.s.Hyper.dr[1], pVCpu->cpum.s.Hyper.dr[2], pVCpu->cpum.s.Hyper.dr[3],
4182	pVCpu->cpum.s.Hyper.dr[4], pVCpu->cpum.s.Hyper.dr[5], pVCpu->cpum.s.Hyper.dr[6], pVCpu->cpum.s.Hyper.dr[7]);
4183	pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
4184	}
4185
4186
4187	/**
4188	* Display the host cpu state.
4189	*
4190	* @param pVM The cross context VM structure.
4191	* @param pHlp The info helper functions.
4192	* @param pszArgs Arguments, ignored.
4193	*/
4194	static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4195	{
4196	CPUMDUMPTYPE enmType;
4197	const char *pszComment;
4198	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
4199	pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
4200
4201	PVMCPU pVCpu = VMMGetCpu(pVM);
4202	if (!pVCpu)
4203	pVCpu = pVM->apCpusR3[0];
4204	PCPUMHOSTCTX pCtx = &pVCpu->cpum.s.Host;
4205
4206	/*
4207	* Format the EFLAGS.
4208	*/
4209	uint64_t efl = pCtx->rflags;
4210	char szEFlags[80];
4211	cpumR3InfoFormatFlags(&szEFlags[0], efl);
4212
4213	/*
4214	* Format the registers.
4215	*/
4216	pHlp->pfnPrintf(pHlp,
4217	"rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
4218	"rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
4219	"rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
4220	" r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
4221	"r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
4222	"r14=%016RX64 r15=%016RX64\n"
4223	"iopl=%d %31s\n"
4224	"cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
4225	"cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
4226	"cr4=%016RX64 ldtr=%04x tr=%04x\n"
4227	"dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
4228	"dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
4229	"gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
4230	"SysEnter={cs=%04x eip=%08x esp=%08x}\n"
4231	"FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
4232	,
4233	/pCtx->rax,/ pCtx->rbx, /*pCtx->rcx,
4234	pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
4235	/pCtx->rip,/ pCtx->rsp, pCtx->rbp,
4236	/pCtx->r8, pCtx->r9,/ pCtx->r10,
4237	pCtx->r11, pCtx->r12, pCtx->r13,
4238	pCtx->r14, pCtx->r15,
4239	X86_EFL_GET_IOPL(efl), szEFlags,
4240	pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
4241	pCtx->cr0, /pCtx->cr2,/ pCtx->cr3,
4242	pCtx->cr4, pCtx->ldtr, pCtx->tr,
4243	pCtx->dr0, pCtx->dr1, pCtx->dr2,
4244	pCtx->dr3, pCtx->dr6, pCtx->dr7,
4245	pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
4246	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
4247	pCtx->FSbase, pCtx->GSbase, pCtx->efer);
4248	}
4249
4250	/**
4251	* Structure used when disassembling and instructions in DBGF.
4252	* This is used so the reader function can get the stuff it needs.
4253	*/
4254	typedef struct CPUMDISASSTATE
4255	{
4256	/** Pointer to the CPU structure. */
4257	PDISCPUSTATE pCpu;
4258	/** Pointer to the VM. */
4259	PVM pVM;
4260	/** Pointer to the VMCPU. */
4261	PVMCPU pVCpu;
4262	/** Pointer to the first byte in the segment. */
4263	RTGCUINTPTR GCPtrSegBase;
4264	/** Pointer to the byte after the end of the segment. (might have wrapped!) */
4265	RTGCUINTPTR GCPtrSegEnd;
4266	/** The size of the segment minus 1. */
4267	RTGCUINTPTR cbSegLimit;
4268	/** Pointer to the current page - R3 Ptr. */
4269	void const *pvPageR3;
4270	/** Pointer to the current page - GC Ptr. */
4271	RTGCPTR pvPageGC;
4272	/** The lock information that PGMPhysReleasePageMappingLock needs. */
4273	PGMPAGEMAPLOCK PageMapLock;
4274	/** Whether the PageMapLock is valid or not. */
4275	bool fLocked;
4276	/** 64 bits mode or not. */
4277	bool f64Bits;
4278	} CPUMDISASSTATE, *PCPUMDISASSTATE;
4279
4280
4281	/**
4282	* @callback_method_impl{FNDISREADBYTES}
4283	*/
4284	static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
4285	{
4286	PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
4287	for (;;)
4288	{
4289	RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
4290
4291	/*
4292	* Need to update the page translation?
4293	*/
4294	if ( !pState->pvPageR3
4295	\|\| (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
4296	{
4297	/* translate the address */
4298	pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
4299
4300	/* Release mapping lock previously acquired. */
4301	if (pState->fLocked)
4302	PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
4303	int rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
4304	if (RT_SUCCESS(rc))
4305	pState->fLocked = true;
4306	else
4307	{
4308	pState->fLocked = false;
4309	pState->pvPageR3 = NULL;
4310	return rc;
4311	}
4312	}
4313
4314	/*
4315	* Check the segment limit.
4316	*/
4317	if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
4318	return VERR_OUT_OF_SELECTOR_BOUNDS;
4319
4320	/*
4321	* Calc how much we can read.
4322	*/
4323	uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
4324	if (!pState->f64Bits)
4325	{
4326	RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
4327	if (cb > cbSeg && cbSeg)
4328	cb = cbSeg;
4329	}
4330	if (cb > cbMaxRead)
4331	cb = cbMaxRead;
4332
4333	/*
4334	* Read and advance or exit.
4335	*/
4336	memcpy(&pDis->abInstr[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
4337	offInstr += (uint8_t)cb;
4338	if (cb >= cbMinRead)
4339	{
4340	pDis->cbCachedInstr = offInstr;
4341	return VINF_SUCCESS;
4342	}
4343	cbMinRead -= (uint8_t)cb;
4344	cbMaxRead -= (uint8_t)cb;
4345	}
4346	}
4347
4348
4349	/**
4350	* Disassemble an instruction and return the information in the provided structure.
4351	*
4352	* @returns VBox status code.
4353	* @param pVM The cross context VM structure.
4354	* @param pVCpu The cross context virtual CPU structure.
4355	* @param pCtx Pointer to the guest CPU context.
4356	* @param GCPtrPC Program counter (relative to CS) to disassemble from.
4357	* @param pCpu Disassembly state.
4358	* @param pszPrefix String prefix for logging (debug only).
4359	*
4360	*/
4361	VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu,
4362	const char *pszPrefix)
4363	{
4364	CPUMDISASSTATE State;
4365	int rc;
4366
4367	const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
4368	State.pCpu = pCpu;
4369	State.pvPageGC = 0;
4370	State.pvPageR3 = NULL;
4371	State.pVM = pVM;
4372	State.pVCpu = pVCpu;
4373	State.fLocked = false;
4374	State.f64Bits = false;
4375
4376	/*
4377	* Get selector information.
4378	*/
4379	DISCPUMODE enmDisCpuMode;
4380	if ( (pCtx->cr0 & X86_CR0_PE)
4381	&& pCtx->eflags.Bits.u1VM == 0)
4382	{
4383	if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4384	return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
4385	State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
4386	State.GCPtrSegBase = pCtx->cs.u64Base;
4387	State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
4388	State.cbSegLimit = pCtx->cs.u32Limit;
4389	enmDisCpuMode = (State.f64Bits)
4390	? DISCPUMODE_64BIT
4391	: pCtx->cs.Attr.n.u1DefBig
4392	? DISCPUMODE_32BIT
4393	: DISCPUMODE_16BIT;
4394	}
4395	else
4396	{
4397	/* real or V86 mode */
4398	enmDisCpuMode = DISCPUMODE_16BIT;
4399	State.GCPtrSegBase = pCtx->cs.Sel * 16;
4400	State.GCPtrSegEnd = 0xFFFFFFFF;
4401	State.cbSegLimit = 0xFFFFFFFF;
4402	}
4403
4404	/*
4405	* Disassemble the instruction.
4406	*/
4407	uint32_t cbInstr;
4408	#ifndef LOG_ENABLED
4409	RT_NOREF_PV(pszPrefix);
4410	rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pCpu, &cbInstr);
4411	if (RT_SUCCESS(rc))
4412	{
4413	#else
4414	char szOutput[160];
4415	rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
4416	pCpu, &cbInstr, szOutput, sizeof(szOutput));
4417	if (RT_SUCCESS(rc))
4418	{
4419	/* log it */
4420	if (pszPrefix)
4421	Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
4422	else
4423	Log(("%s", szOutput));
4424	#endif
4425	rc = VINF_SUCCESS;
4426	}
4427	else
4428	Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
4429
4430	/* Release mapping lock acquired in cpumR3DisasInstrRead. */
4431	if (State.fLocked)
4432	PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
4433
4434	return rc;
4435	}
4436
4437
4438
4439	/**
4440	* API for controlling a few of the CPU features found in CR4.
4441	*
4442	* Currently only X86_CR4_TSD is accepted as input.
4443	*
4444	* @returns VBox status code.
4445	*
4446	* @param pVM The cross context VM structure.
4447	* @param fOr The CR4 OR mask.
4448	* @param fAnd The CR4 AND mask.
4449	*/
4450	VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
4451	{
4452	AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
4453	AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
4454
4455	pVM->cpum.s.CR4.OrMask &= fAnd;
4456	pVM->cpum.s.CR4.OrMask \|= fOr;
4457
4458	return VINF_SUCCESS;
4459	}
4460
4461
4462	/**
4463	* Enters REM, gets and resets the changed flags (CPUM_CHANGED_*).
4464	*
4465	* Only REM should ever call this function!
4466	*
4467	* @returns The changed flags.
4468	* @param pVCpu The cross context virtual CPU structure.
4469	* @param puCpl Where to return the current privilege level (CPL).
4470	*/
4471	VMMR3DECL(uint32_t) CPUMR3RemEnter(PVMCPU pVCpu, uint32_t *puCpl)
4472	{
4473	Assert(!pVCpu->cpum.s.fRemEntered);
4474
4475	/*
4476	* Get the CPL first.
4477	*/
4478	*puCpl = CPUMGetGuestCPL(pVCpu);
4479
4480	/*
4481	* Get and reset the flags.
4482	*/
4483	uint32_t fFlags = pVCpu->cpum.s.fChanged;
4484	pVCpu->cpum.s.fChanged = 0;
4485
4486	/** @todo change the switcher to use the fChanged flags. */
4487	if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_SINCE_REM)
4488	{
4489	fFlags \|= CPUM_CHANGED_FPU_REM;
4490	pVCpu->cpum.s.fUseFlags &= ~CPUM_USED_FPU_SINCE_REM;
4491	}
4492
4493	pVCpu->cpum.s.fRemEntered = true;
4494	return fFlags;
4495	}
4496
4497
4498	/**
4499	* Leaves REM.
4500	*
4501	* @param pVCpu The cross context virtual CPU structure.
4502	* @param fNoOutOfSyncSels This is @c false if there are out of sync
4503	* registers.
4504	*/
4505	VMMR3DECL(void) CPUMR3RemLeave(PVMCPU pVCpu, bool fNoOutOfSyncSels)
4506	{
4507	Assert(pVCpu->cpum.s.fRemEntered);
4508
4509	RT_NOREF_PV(fNoOutOfSyncSels);
4510
4511	pVCpu->cpum.s.fRemEntered = false;
4512	}
4513
4514
4515	/**
4516	* Called when the ring-3 init phase completes.
4517	*
4518	* @returns VBox status code.
4519	* @param pVM The cross context VM structure.
4520	* @param enmWhat Which init phase.
4521	*/
4522	VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
4523	{
4524	switch (enmWhat)
4525	{
4526	case VMINITCOMPLETED_RING3:
4527	{
4528	/*
4529	* Figure out if the guest uses 32-bit or 64-bit FPU state at runtime for 64-bit capable VMs.
4530	* Only applicable/used on 64-bit hosts, refer CPUMR0A.asm. See @bugref{7138}.
4531	*/
4532	bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
4533	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
4534	{
4535	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
4536
4537	/* While loading a saved-state we fix it up in, cpumR3LoadDone(). */
4538	if (fSupportsLongMode)
4539	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_SUPPORTS_LONGMODE;
4540	}
4541
4542	/* Register statistic counters for MSRs. */
4543	cpumR3MsrRegStats(pVM);
4544
4545	/* Create VMX-preemption timer for nested guests if required. */
4546	if (pVM->cpum.s.GuestFeatures.fVmx)
4547	{
4548	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
4549	{
4550	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
4551	int rc = TMR3TimerCreateInternal(pVM, TMCLOCK_VIRTUAL_SYNC, cpumR3VmxPreemptTimerCallback, pVCpu,
4552	"Nested Guest VMX-preempt. timer", &pVCpu->cpum.s.pNestedVmxPreemptTimerR3);
4553	AssertLogRelRCReturn(rc, rc);
4554	pVCpu->cpum.s.pNestedVmxPreemptTimerR0 = TMTimerR0Ptr(pVCpu->cpum.s.pNestedVmxPreemptTimerR3);
4555	}
4556	}
4557	break;
4558	}
4559
4560	default:
4561	break;
4562	}
4563	return VINF_SUCCESS;
4564	}
4565
4566
4567	/**
4568	* Called when the ring-0 init phases completed.
4569	*
4570	* @param pVM The cross context VM structure.
4571	*/
4572	VMMR3DECL(void) CPUMR3LogCpuIdAndMsrFeatures(PVM pVM)
4573	{
4574	/*
4575	* Enable log buffering as we're going to log a lot of lines.
4576	*/
4577	bool const fOldBuffered = RTLogRelSetBuffering(true /fBuffered/);
4578
4579	/*
4580	* Log the cpuid.
4581	*/
4582	RTCPUSET OnlineSet;
4583	LogRel(("CPUM: Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
4584	(unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
4585	RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
4586	RTCPUID cCores = RTMpGetCoreCount();
4587	if (cCores)
4588	LogRel(("CPUM: Physical host cores: %u\n", (unsigned)cCores));
4589	LogRel(("*********************** CPUID dump **********************\n"));
4590	DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
4591	LogRel(("\n"));
4592	DBGFR3_INFO_LOG_SAFE(pVM, "cpuid", "verbose"); /* macro */
4593	LogRel(("****************** End of CPUID dump ********************\n"));
4594
4595	/*
4596	* Log VT-x extended features.
4597	*
4598	* SVM features are currently all covered under CPUID so there is nothing
4599	* to do here for SVM.
4600	*/
4601	if (pVM->cpum.s.HostFeatures.fVmx)
4602	{
4603	LogRel(("********************* VT-x features *********************\n"));
4604	DBGFR3Info(pVM->pUVM, "cpumvmxfeat", "default", DBGFR3InfoLogRelHlp());
4605	LogRel(("\n"));
4606	LogRel(("***************** End of VT-x features ******************\n"));
4607	}
4608
4609	/*
4610	* Restore the log buffering state to what it was previously.
4611	*/
4612	RTLogRelSetBuffering(fOldBuffered);
4613	}
4614

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp@ 81792

Download in other formats: