CPUMDbg.cpp@ 45665

Last change on this file since 45665 was 44528, checked in by vboxsync, 12 years ago
header (C) fixes
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 51.0 KB

Line
1	/* $Id: CPUMDbg.cpp 44528 2013-02-04 14:27:54Z vboxsync $ */
2	/** @file
3	* CPUM - CPU Monitor / Manager, Debugger & Debugging APIs.
4	*/
5
6	/*
7	* Copyright (C) 2010-2012 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*******************************************************************************
20	* Header Files *
21	*******************************************************************************/
22	#define LOG_GROUP LOG_GROUP_DBGF
23	#include <VBox/vmm/cpum.h>
24	#include <VBox/vmm/dbgf.h>
25	#include <VBox/vmm/pdmapi.h>
26	#include "CPUMInternal.h"
27	#include <VBox/vmm/vm.h>
28	#include <VBox/param.h>
29	#include <VBox/err.h>
30	#include <VBox/log.h>
31	#include <iprt/thread.h>
32	#include <iprt/uint128.h>
33
34
35	/**
36	* @interface_method_impl{DBGFREGDESC, pfnGet}
37	*/
38	static DECLCALLBACK(int) cpumR3RegGet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
39	{
40	PVMCPU pVCpu = (PVMCPU)pvUser;
41	void const pv = (uint8_t const )&pVCpu->cpum + pDesc->offRegister;
42
43	VMCPU_ASSERT_EMT(pVCpu);
44
45	switch (pDesc->enmType)
46	{
47	case DBGFREGVALTYPE_U8: pValue->u8 = (uint8_t const )pv; return VINF_SUCCESS;
48	case DBGFREGVALTYPE_U16: pValue->u16 = (uint16_t const )pv; return VINF_SUCCESS;
49	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t const )pv; return VINF_SUCCESS;
50	case DBGFREGVALTYPE_U64: pValue->u64 = (uint64_t const )pv; return VINF_SUCCESS;
51	case DBGFREGVALTYPE_U128: pValue->u128 = *(PCRTUINT128U )pv; return VINF_SUCCESS;
52	default:
53	AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
54	}
55	}
56
57
58	/**
59	* @interface_method_impl{DBGFREGDESC, pfnGet}
60	*/
61	static DECLCALLBACK(int) cpumR3RegSet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
62	{
63	PVMCPU pVCpu = (PVMCPU)pvUser;
64	void pv = (uint8_t )&pVCpu->cpum + pDesc->offRegister;
65
66	VMCPU_ASSERT_EMT(pVCpu);
67
68	switch (pDesc->enmType)
69	{
70	case DBGFREGVALTYPE_U8:
71	(uint8_t )pv &= ~pfMask->u8;
72	(uint8_t )pv \|= pValue->u8 & pfMask->u8;
73	return VINF_SUCCESS;
74
75	case DBGFREGVALTYPE_U16:
76	(uint16_t )pv &= ~pfMask->u16;
77	(uint16_t )pv \|= pValue->u16 & pfMask->u16;
78	return VINF_SUCCESS;
79
80	case DBGFREGVALTYPE_U32:
81	(uint32_t )pv &= ~pfMask->u32;
82	(uint32_t )pv \|= pValue->u32 & pfMask->u32;
83	return VINF_SUCCESS;
84
85	case DBGFREGVALTYPE_U64:
86	(uint64_t )pv &= ~pfMask->u64;
87	(uint64_t )pv \|= pValue->u64 & pfMask->u64;
88	return VINF_SUCCESS;
89
90	case DBGFREGVALTYPE_U128:
91	{
92	RTUINT128U Val;
93	RTUInt128AssignAnd((PRTUINT128U)pv, RTUInt128AssignBitwiseNot(RTUInt128Assign(&Val, &pfMask->u128)));
94	RTUInt128AssignOr((PRTUINT128U)pv, RTUInt128AssignAnd(RTUInt128Assign(&Val, &pValue->u128), &pfMask->u128));
95	return VINF_SUCCESS;
96	}
97
98	default:
99	AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
100	}
101	}
102
103
104	/**
105	* @interface_method_impl{DBGFREGDESC, pfnGet}
106	*/
107	static DECLCALLBACK(int) cpumR3RegSet_seg(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
108	{
109	/** @todo perform a selector load, updating hidden selectors and stuff. */
110	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
111	return VERR_NOT_IMPLEMENTED;
112	}
113
114
115	/**
116	* @interface_method_impl{DBGFREGDESC, pfnGet}
117	*/
118	static DECLCALLBACK(int) cpumR3RegGet_gdtr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
119	{
120	PVMCPU pVCpu = (PVMCPU)pvUser;
121	VBOXGDTR const pGdtr = (VBOXGDTR const )((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
122
123	VMCPU_ASSERT_EMT(pVCpu);
124	Assert(pDesc->enmType == DBGFREGVALTYPE_DTR);
125
126	pValue->dtr.u32Limit = pGdtr->cbGdt;
127	pValue->dtr.u64Base = pGdtr->pGdt;
128	return VINF_SUCCESS;
129	}
130
131
132	/**
133	* @interface_method_impl{DBGFREGDESC, pfnGet}
134	*/
135	static DECLCALLBACK(int) cpumR3RegSet_gdtr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
136	{
137	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
138	return VERR_NOT_IMPLEMENTED;
139	}
140
141
142	/**
143	* @interface_method_impl{DBGFREGDESC, pfnGet}
144	*/
145	static DECLCALLBACK(int) cpumR3RegGet_idtr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
146	{
147	PVMCPU pVCpu = (PVMCPU)pvUser;
148	VBOXIDTR const pIdtr = (VBOXIDTR const )((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
149
150	VMCPU_ASSERT_EMT(pVCpu);
151	Assert(pDesc->enmType == DBGFREGVALTYPE_DTR);
152
153	pValue->dtr.u32Limit = pIdtr->cbIdt;
154	pValue->dtr.u64Base = pIdtr->pIdt;
155	return VINF_SUCCESS;
156	}
157
158
159	/**
160	* @interface_method_impl{DBGFREGDESC, pfnGet}
161	*/
162	static DECLCALLBACK(int) cpumR3RegSet_idtr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
163	{
164	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
165	return VERR_NOT_IMPLEMENTED;
166	}
167
168
169	/**
170	* Is the FPU state in FXSAVE format or not.
171	*
172	* @returns true if it is, false if it's in FNSAVE.
173	* @param pVCpu Pointer to the VMCPU.
174	*/
175	DECLINLINE(bool) cpumR3RegIsFxSaveFormat(PVMCPU pVCpu)
176	{
177	#ifdef RT_ARCH_AMD64
178	NOREF(pVCpu);
179	return true;
180	#else
181	return pVCpu->pVMR3->cpum.s.CPUFeatures.edx.u1FXSR;
182	#endif
183	}
184
185
186	/**
187	* Determins the tag register value for a CPU register when the FPU state
188	* format is FXSAVE.
189	*
190	* @returns The tag register value.
191	* @param pFpu Pointer to the guest FPU.
192	* @param iReg The register number (0..7).
193	*/
194	DECLINLINE(uint16_t) cpumR3RegCalcFpuTagFromFxSave(PCX86FXSTATE pFpu, unsigned iReg)
195	{
196	/*
197	* See table 11-1 in the AMD docs.
198	*/
199	if (!(pFpu->FTW & RT_BIT_32(iReg)))
200	return 3; /* b11 - empty */
201
202	uint16_t const uExp = pFpu->aRegs[iReg].au16[4];
203	if (uExp == 0)
204	{
205	if (pFpu->aRegs[iReg].au64[0] == 0) /* J & M == 0 */
206	return 1; /* b01 - zero */
207	return 2; /* b10 - special */
208	}
209
210	if (uExp == UINT16_C(0xffff))
211	return 2; /* b10 - special */
212
213	if (!(pFpu->aRegs[iReg].au64[0] >> 63)) /* J == 0 */
214	return 2; /* b10 - special */
215
216	return 0; /* b00 - valid (normal) */
217	}
218
219
220	/**
221	* @interface_method_impl{DBGFREGDESC, pfnGet}
222	*/
223	static DECLCALLBACK(int) cpumR3RegGet_ftw(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
224	{
225	PVMCPU pVCpu = (PVMCPU)pvUser;
226	PCX86FXSTATE pFpu = (PCX86FXSTATE)((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
227
228	VMCPU_ASSERT_EMT(pVCpu);
229	Assert(pDesc->enmType == DBGFREGVALTYPE_U16);
230
231	if (cpumR3RegIsFxSaveFormat(pVCpu))
232	pValue->u16 = cpumR3RegCalcFpuTagFromFxSave(pFpu, 0)
233	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 1) << 2)
234	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 2) << 4)
235	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 3) << 6)
236	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 4) << 8)
237	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 5) << 10)
238	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 6) << 12)
239	\| (cpumR3RegCalcFpuTagFromFxSave(pFpu, 7) << 14);
240	else
241	{
242	PCX86FPUSTATE pOldFpu = (PCX86FPUSTATE)pFpu;
243	pValue->u16 = pOldFpu->FTW;
244	}
245	return VINF_SUCCESS;
246	}
247
248
249	/**
250	* @interface_method_impl{DBGFREGDESC, pfnGet}
251	*/
252	static DECLCALLBACK(int) cpumR3RegSet_ftw(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
253	{
254	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
255	return VERR_DBGF_READ_ONLY_REGISTER;
256	}
257
258
259
260	/*
261	*
262	* Guest register access functions.
263	*
264	*/
265
266	/**
267	* @interface_method_impl{DBGFREGDESC, pfnGet}
268	*/
269	static DECLCALLBACK(int) cpumR3RegGstGet_crX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
270	{
271	PVMCPU pVCpu = (PVMCPU)pvUser;
272	VMCPU_ASSERT_EMT(pVCpu);
273
274	uint64_t u64Value;
275	int rc = CPUMGetGuestCRx(pVCpu, pDesc->offRegister, &u64Value);
276	AssertRCReturn(rc, rc);
277	switch (pDesc->enmType)
278	{
279	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
280	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
281	default:
282	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
283	}
284	return VINF_SUCCESS;
285	}
286
287
288	/**
289	* @interface_method_impl{DBGFREGDESC, pfnGet}
290	*/
291	static DECLCALLBACK(int) cpumR3RegGstSet_crX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
292	{
293	int rc;
294	PVMCPU pVCpu = (PVMCPU)pvUser;
295
296	VMCPU_ASSERT_EMT(pVCpu);
297
298	/*
299	* Calculate the new value.
300	*/
301	uint64_t u64Value;
302	uint64_t fMask;
303	uint64_t fMaskMax;
304	switch (pDesc->enmType)
305	{
306	case DBGFREGVALTYPE_U64:
307	u64Value = pValue->u64;
308	fMask = pfMask->u64;
309	fMaskMax = UINT64_MAX;
310	break;
311	case DBGFREGVALTYPE_U32:
312	u64Value = pValue->u32;
313	fMask = pfMask->u32;
314	fMaskMax = UINT32_MAX;
315	break;
316	default:
317	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
318	}
319	if (fMask != fMaskMax)
320	{
321	uint64_t u64FullValue;
322	rc = CPUMGetGuestCRx(pVCpu, pDesc->offRegister, &u64FullValue);
323	if (RT_FAILURE(rc))
324	return rc;
325	u64Value = (u64FullValue & ~fMask)
326	\| (u64Value & fMask);
327	}
328
329	/*
330	* Perform the assignment.
331	*/
332	switch (pDesc->offRegister)
333	{
334	case 0: rc = CPUMSetGuestCR0(pVCpu, u64Value); break;
335	case 2: rc = CPUMSetGuestCR2(pVCpu, u64Value); break;
336	case 3: rc = CPUMSetGuestCR3(pVCpu, u64Value); break;
337	case 4: rc = CPUMSetGuestCR4(pVCpu, u64Value); break;
338	case 8: rc = PDMApicSetTPR(pVCpu, (uint8_t)(u64Value << 4)); break;
339	default:
340	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
341	}
342	return rc;
343	}
344
345
346	/**
347	* @interface_method_impl{DBGFREGDESC, pfnGet}
348	*/
349	static DECLCALLBACK(int) cpumR3RegGstGet_drX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
350	{
351	PVMCPU pVCpu = (PVMCPU)pvUser;
352	VMCPU_ASSERT_EMT(pVCpu);
353
354	uint64_t u64Value;
355	int rc = CPUMGetGuestDRx(pVCpu, pDesc->offRegister, &u64Value);
356	AssertRCReturn(rc, rc);
357	switch (pDesc->enmType)
358	{
359	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
360	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
361	default:
362	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
363	}
364	return VINF_SUCCESS;
365	}
366
367
368	/**
369	* @interface_method_impl{DBGFREGDESC, pfnGet}
370	*/
371	static DECLCALLBACK(int) cpumR3RegGstSet_drX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
372	{
373	int rc;
374	PVMCPU pVCpu = (PVMCPU)pvUser;
375
376	VMCPU_ASSERT_EMT(pVCpu);
377
378	/*
379	* Calculate the new value.
380	*/
381	uint64_t u64Value;
382	uint64_t fMask;
383	uint64_t fMaskMax;
384	switch (pDesc->enmType)
385	{
386	case DBGFREGVALTYPE_U64:
387	u64Value = pValue->u64;
388	fMask = pfMask->u64;
389	fMaskMax = UINT64_MAX;
390	break;
391	case DBGFREGVALTYPE_U32:
392	u64Value = pValue->u32;
393	fMask = pfMask->u32;
394	fMaskMax = UINT32_MAX;
395	break;
396	default:
397	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
398	}
399	if (fMask != fMaskMax)
400	{
401	uint64_t u64FullValue;
402	rc = CPUMGetGuestDRx(pVCpu, pDesc->offRegister, &u64FullValue);
403	if (RT_FAILURE(rc))
404	return rc;
405	u64Value = (u64FullValue & ~fMask)
406	\| (u64Value & fMask);
407	}
408
409	/*
410	* Perform the assignment.
411	*/
412	return CPUMSetGuestDRx(pVCpu, pDesc->offRegister, u64Value);
413	}
414
415
416	/**
417	* @interface_method_impl{DBGFREGDESC, pfnGet}
418	*/
419	static DECLCALLBACK(int) cpumR3RegGstGet_msr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
420	{
421	PVMCPU pVCpu = (PVMCPU)pvUser;
422	VMCPU_ASSERT_EMT(pVCpu);
423
424	uint64_t u64Value;
425	int rc = CPUMQueryGuestMsr(pVCpu, pDesc->offRegister, &u64Value);
426	if (RT_SUCCESS(rc))
427	{
428	switch (pDesc->enmType)
429	{
430	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
431	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
432	case DBGFREGVALTYPE_U16: pValue->u16 = (uint16_t)u64Value; break;
433	default:
434	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
435	}
436	}
437	/** @todo what to do about errors? */
438	return rc;
439	}
440
441
442	/**
443	* @interface_method_impl{DBGFREGDESC, pfnGet}
444	*/
445	static DECLCALLBACK(int) cpumR3RegGstSet_msr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
446	{
447	int rc;
448	PVMCPU pVCpu = (PVMCPU)pvUser;
449
450	VMCPU_ASSERT_EMT(pVCpu);
451
452	/*
453	* Calculate the new value.
454	*/
455	uint64_t u64Value;
456	uint64_t fMask;
457	uint64_t fMaskMax;
458	switch (pDesc->enmType)
459	{
460	case DBGFREGVALTYPE_U64:
461	u64Value = pValue->u64;
462	fMask = pfMask->u64;
463	fMaskMax = UINT64_MAX;
464	break;
465	case DBGFREGVALTYPE_U32:
466	u64Value = pValue->u32;
467	fMask = pfMask->u32;
468	fMaskMax = UINT32_MAX;
469	break;
470	case DBGFREGVALTYPE_U16:
471	u64Value = pValue->u16;
472	fMask = pfMask->u16;
473	fMaskMax = UINT16_MAX;
474	break;
475	default:
476	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
477	}
478	if (fMask != fMaskMax)
479	{
480	uint64_t u64FullValue;
481	rc = CPUMQueryGuestMsr(pVCpu, pDesc->offRegister, &u64FullValue);
482	if (RT_FAILURE(rc))
483	return rc;
484	u64Value = (u64FullValue & ~fMask)
485	\| (u64Value & fMask);
486	}
487
488	/*
489	* Perform the assignment.
490	*/
491	return CPUMSetGuestMsr(pVCpu, pDesc->offRegister, u64Value);
492	}
493
494
495	/**
496	* @interface_method_impl{DBGFREGDESC, pfnGet}
497	*/
498	static DECLCALLBACK(int) cpumR3RegGstGet_stN(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
499	{
500	PVMCPU pVCpu = (PVMCPU)pvUser;
501	VMCPU_ASSERT_EMT(pVCpu);
502	Assert(pDesc->enmType == DBGFREGVALTYPE_R80);
503
504	if (cpumR3RegIsFxSaveFormat(pVCpu))
505	{
506	unsigned iReg = (pVCpu->cpum.s.Guest.fpu.FSW >> 11) & 7;
507	iReg += pDesc->offRegister;
508	iReg &= 7;
509	pValue->r80Ex = pVCpu->cpum.s.Guest.fpu.aRegs[iReg].r80Ex;
510	}
511	else
512	{
513	PCX86FPUSTATE pOldFpu = (PCX86FPUSTATE)&pVCpu->cpum.s.Guest.fpu;
514
515	unsigned iReg = (pOldFpu->FSW >> 11) & 7;
516	iReg += pDesc->offRegister;
517	iReg &= 7;
518
519	pValue->r80Ex = pOldFpu->regs[iReg].r80Ex;
520	}
521
522	return VINF_SUCCESS;
523	}
524
525
526	/**
527	* @interface_method_impl{DBGFREGDESC, pfnGet}
528	*/
529	static DECLCALLBACK(int) cpumR3RegGstSet_stN(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
530	{
531	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
532	return VERR_NOT_IMPLEMENTED;
533	}
534
535
536
537	/*
538	*
539	* Hypervisor register access functions.
540	*
541	*/
542
543	/**
544	* @interface_method_impl{DBGFREGDESC, pfnGet}
545	*/
546	static DECLCALLBACK(int) cpumR3RegHyperGet_crX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
547	{
548	PVMCPU pVCpu = (PVMCPU)pvUser;
549	VMCPU_ASSERT_EMT(pVCpu);
550
551	uint64_t u64Value;
552	switch (pDesc->offRegister)
553	{
554	case 0: u64Value = UINT64_MAX; break;
555	case 2: u64Value = UINT64_MAX; break;
556	case 3: u64Value = CPUMGetHyperCR3(pVCpu); break;
557	case 4: u64Value = UINT64_MAX; break;
558	case 8: u64Value = UINT64_MAX; break;
559	default:
560	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
561	}
562	switch (pDesc->enmType)
563	{
564	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
565	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
566	default:
567	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
568	}
569	return VINF_SUCCESS;
570	}
571
572
573	/**
574	* @interface_method_impl{DBGFREGDESC, pfnGet}
575	*/
576	static DECLCALLBACK(int) cpumR3RegHyperSet_crX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
577	{
578	/* Not settable, prevents killing your host. */
579	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
580	return VERR_ACCESS_DENIED;
581	}
582
583
584	/**
585	* @interface_method_impl{DBGFREGDESC, pfnGet}
586	*/
587	static DECLCALLBACK(int) cpumR3RegHyperGet_drX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
588	{
589	PVMCPU pVCpu = (PVMCPU)pvUser;
590	VMCPU_ASSERT_EMT(pVCpu);
591
592	uint64_t u64Value;
593	switch (pDesc->offRegister)
594	{
595	case 0: u64Value = CPUMGetHyperDR0(pVCpu); break;
596	case 1: u64Value = CPUMGetHyperDR1(pVCpu); break;
597	case 2: u64Value = CPUMGetHyperDR2(pVCpu); break;
598	case 3: u64Value = CPUMGetHyperDR3(pVCpu); break;
599	case 6: u64Value = CPUMGetHyperDR6(pVCpu); break;
600	case 7: u64Value = CPUMGetHyperDR7(pVCpu); break;
601	default:
602	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
603	}
604	switch (pDesc->enmType)
605	{
606	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
607	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
608	default:
609	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
610	}
611	return VINF_SUCCESS;
612	}
613
614
615	/**
616	* @interface_method_impl{DBGFREGDESC, pfnGet}
617	*/
618	static DECLCALLBACK(int) cpumR3RegHyperSet_drX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
619	{
620	/* Not settable, prevents killing your host. */
621	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
622	return VERR_ACCESS_DENIED;
623	}
624
625
626	/**
627	* @interface_method_impl{DBGFREGDESC, pfnGet}
628	*/
629	static DECLCALLBACK(int) cpumR3RegHyperGet_msr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
630	{
631	NOREF(pvUser);
632
633	/* Not availble at present, return all FFs to keep things quiet */
634	uint64_t u64Value = UINT64_MAX;
635	switch (pDesc->enmType)
636	{
637	case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
638	case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
639	case DBGFREGVALTYPE_U16: pValue->u16 = (uint16_t)u64Value; break;
640	default:
641	AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
642	}
643	return VINF_SUCCESS;
644	}
645
646
647	/**
648	* @interface_method_impl{DBGFREGDESC, pfnGet}
649	*/
650	static DECLCALLBACK(int) cpumR3RegHyperSet_msr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
651	{
652	/* Not settable, return failure. */
653	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
654	return VERR_ACCESS_DENIED;
655	}
656
657
658	/**
659	* @interface_method_impl{DBGFREGDESC, pfnGet}
660	*/
661	static DECLCALLBACK(int) cpumR3RegHyperGet_stN(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
662	{
663	PVMCPU pVCpu = (PVMCPU)pvUser;
664
665	VMCPU_ASSERT_EMT(pVCpu);
666	Assert(pDesc->enmType == DBGFREGVALTYPE_R80);
667
668	if (cpumR3RegIsFxSaveFormat(pVCpu))
669	{
670	unsigned iReg = (pVCpu->cpum.s.Guest.fpu.FSW >> 11) & 7;
671	iReg += pDesc->offRegister;
672	iReg &= 7;
673	pValue->r80Ex = pVCpu->cpum.s.Guest.fpu.aRegs[iReg].r80Ex;
674	}
675	else
676	{
677	PCX86FPUSTATE pOldFpu = (PCX86FPUSTATE)&pVCpu->cpum.s.Guest.fpu;
678
679	unsigned iReg = (pOldFpu->FSW >> 11) & 7;
680	iReg += pDesc->offRegister;
681	iReg &= 7;
682
683	pValue->r80Ex = pOldFpu->regs[iReg].r80Ex;
684	}
685
686	return VINF_SUCCESS;
687	}
688
689
690	/**
691	* @interface_method_impl{DBGFREGDESC, pfnGet}
692	*/
693	static DECLCALLBACK(int) cpumR3RegHyperSet_stN(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
694	{
695	/* There isn't a FPU context for the hypervisor yet, so no point in trying to set stuff. */
696	NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
697	return VERR_ACCESS_DENIED;
698	}
699
700
701
702	/*
703	* Set up aliases.
704	*/
705	#define CPUMREGALIAS_STD(Name, psz32, psz16, psz8) \
706	static DBGFREGALIAS const g_aCpumRegAliases_##Name[] = \
707	{ \
708	{ psz32, DBGFREGVALTYPE_U32 }, \
709	{ psz16, DBGFREGVALTYPE_U16 }, \
710	{ psz8, DBGFREGVALTYPE_U8 }, \
711	{ NULL, DBGFREGVALTYPE_INVALID } \
712	}
713	CPUMREGALIAS_STD(rax, "eax", "ax", "al");
714	CPUMREGALIAS_STD(rcx, "ecx", "cx", "cl");
715	CPUMREGALIAS_STD(rdx, "edx", "dx", "dl");
716	CPUMREGALIAS_STD(rbx, "ebx", "bx", "bl");
717	CPUMREGALIAS_STD(rsp, "esp", "sp", NULL);
718	CPUMREGALIAS_STD(rbp, "ebp", "bp", NULL);
719	CPUMREGALIAS_STD(rsi, "esi", "si", "sil");
720	CPUMREGALIAS_STD(rdi, "edi", "di", "dil");
721	CPUMREGALIAS_STD(r8, "r8d", "r8w", "r8b");
722	CPUMREGALIAS_STD(r9, "r9d", "r9w", "r9b");
723	CPUMREGALIAS_STD(r10, "r10d", "r10w", "r10b");
724	CPUMREGALIAS_STD(r11, "r11d", "r11w", "r11b");
725	CPUMREGALIAS_STD(r12, "r12d", "r12w", "r12b");
726	CPUMREGALIAS_STD(r13, "r13d", "r13w", "r13b");
727	CPUMREGALIAS_STD(r14, "r14d", "r14w", "r14b");
728	CPUMREGALIAS_STD(r15, "r15d", "r15w", "r15b");
729	CPUMREGALIAS_STD(rip, "eip", "ip", NULL);
730	CPUMREGALIAS_STD(rflags, "eflags", "flags", NULL);
731	#undef CPUMREGALIAS_STD
732
733	static DBGFREGALIAS const g_aCpumRegAliases_fpuip[] =
734	{
735	{ "fpuip16", DBGFREGVALTYPE_U16 },
736	{ NULL, DBGFREGVALTYPE_INVALID }
737	};
738
739	static DBGFREGALIAS const g_aCpumRegAliases_fpudp[] =
740	{
741	{ "fpudp16", DBGFREGVALTYPE_U16 },
742	{ NULL, DBGFREGVALTYPE_INVALID }
743	};
744
745	static DBGFREGALIAS const g_aCpumRegAliases_cr0[] =
746	{
747	{ "msw", DBGFREGVALTYPE_U16 },
748	{ NULL, DBGFREGVALTYPE_INVALID }
749	};
750
751	/*
752	* Sub fields.
753	*/
754	/** Sub-fields for the (hidden) segment attribute register. */
755	static DBGFREGSUBFIELD const g_aCpumRegFields_seg[] =
756	{
757	DBGFREGSUBFIELD_RW("type", 0, 4, 0),
758	DBGFREGSUBFIELD_RW("s", 4, 1, 0),
759	DBGFREGSUBFIELD_RW("dpl", 5, 2, 0),
760	DBGFREGSUBFIELD_RW("p", 7, 1, 0),
761	DBGFREGSUBFIELD_RW("avl", 12, 1, 0),
762	DBGFREGSUBFIELD_RW("l", 13, 1, 0),
763	DBGFREGSUBFIELD_RW("d", 14, 1, 0),
764	DBGFREGSUBFIELD_RW("g", 15, 1, 0),
765	DBGFREGSUBFIELD_TERMINATOR()
766	};
767
768	/** Sub-fields for the flags register. */
769	static DBGFREGSUBFIELD const g_aCpumRegFields_rflags[] =
770	{
771	DBGFREGSUBFIELD_RW("cf", 0, 1, 0),
772	DBGFREGSUBFIELD_RW("pf", 2, 1, 0),
773	DBGFREGSUBFIELD_RW("af", 4, 1, 0),
774	DBGFREGSUBFIELD_RW("zf", 6, 1, 0),
775	DBGFREGSUBFIELD_RW("sf", 7, 1, 0),
776	DBGFREGSUBFIELD_RW("tf", 8, 1, 0),
777	DBGFREGSUBFIELD_RW("if", 9, 1, 0),
778	DBGFREGSUBFIELD_RW("df", 10, 1, 0),
779	DBGFREGSUBFIELD_RW("of", 11, 1, 0),
780	DBGFREGSUBFIELD_RW("iopl", 12, 2, 0),
781	DBGFREGSUBFIELD_RW("nt", 14, 1, 0),
782	DBGFREGSUBFIELD_RW("rf", 16, 1, 0),
783	DBGFREGSUBFIELD_RW("vm", 17, 1, 0),
784	DBGFREGSUBFIELD_RW("ac", 18, 1, 0),
785	DBGFREGSUBFIELD_RW("vif", 19, 1, 0),
786	DBGFREGSUBFIELD_RW("vip", 20, 1, 0),
787	DBGFREGSUBFIELD_RW("id", 21, 1, 0),
788	DBGFREGSUBFIELD_TERMINATOR()
789	};
790
791	/** Sub-fields for the FPU control word register. */
792	static DBGFREGSUBFIELD const g_aCpumRegFields_fcw[] =
793	{
794	DBGFREGSUBFIELD_RW("im", 1, 1, 0),
795	DBGFREGSUBFIELD_RW("dm", 2, 1, 0),
796	DBGFREGSUBFIELD_RW("zm", 3, 1, 0),
797	DBGFREGSUBFIELD_RW("om", 4, 1, 0),
798	DBGFREGSUBFIELD_RW("um", 5, 1, 0),
799	DBGFREGSUBFIELD_RW("pm", 6, 1, 0),
800	DBGFREGSUBFIELD_RW("pc", 8, 2, 0),
801	DBGFREGSUBFIELD_RW("rc", 10, 2, 0),
802	DBGFREGSUBFIELD_RW("x", 12, 1, 0),
803	DBGFREGSUBFIELD_TERMINATOR()
804	};
805
806	/** Sub-fields for the FPU status word register. */
807	static DBGFREGSUBFIELD const g_aCpumRegFields_fsw[] =
808	{
809	DBGFREGSUBFIELD_RW("ie", 0, 1, 0),
810	DBGFREGSUBFIELD_RW("de", 1, 1, 0),
811	DBGFREGSUBFIELD_RW("ze", 2, 1, 0),
812	DBGFREGSUBFIELD_RW("oe", 3, 1, 0),
813	DBGFREGSUBFIELD_RW("ue", 4, 1, 0),
814	DBGFREGSUBFIELD_RW("pe", 5, 1, 0),
815	DBGFREGSUBFIELD_RW("se", 6, 1, 0),
816	DBGFREGSUBFIELD_RW("es", 7, 1, 0),
817	DBGFREGSUBFIELD_RW("c0", 8, 1, 0),
818	DBGFREGSUBFIELD_RW("c1", 9, 1, 0),
819	DBGFREGSUBFIELD_RW("c2", 10, 1, 0),
820	DBGFREGSUBFIELD_RW("top", 11, 3, 0),
821	DBGFREGSUBFIELD_RW("c3", 14, 1, 0),
822	DBGFREGSUBFIELD_RW("b", 15, 1, 0),
823	DBGFREGSUBFIELD_TERMINATOR()
824	};
825
826	/** Sub-fields for the FPU tag word register. */
827	static DBGFREGSUBFIELD const g_aCpumRegFields_ftw[] =
828	{
829	DBGFREGSUBFIELD_RW("tag0", 0, 2, 0),
830	DBGFREGSUBFIELD_RW("tag1", 2, 2, 0),
831	DBGFREGSUBFIELD_RW("tag2", 4, 2, 0),
832	DBGFREGSUBFIELD_RW("tag3", 6, 2, 0),
833	DBGFREGSUBFIELD_RW("tag4", 8, 2, 0),
834	DBGFREGSUBFIELD_RW("tag5", 10, 2, 0),
835	DBGFREGSUBFIELD_RW("tag6", 12, 2, 0),
836	DBGFREGSUBFIELD_RW("tag7", 14, 2, 0),
837	DBGFREGSUBFIELD_TERMINATOR()
838	};
839
840	/** Sub-fields for the Multimedia Extensions Control and Status Register. */
841	static DBGFREGSUBFIELD const g_aCpumRegFields_mxcsr[] =
842	{
843	DBGFREGSUBFIELD_RW("ie", 0, 1, 0),
844	DBGFREGSUBFIELD_RW("de", 1, 1, 0),
845	DBGFREGSUBFIELD_RW("ze", 2, 1, 0),
846	DBGFREGSUBFIELD_RW("oe", 3, 1, 0),
847	DBGFREGSUBFIELD_RW("ue", 4, 1, 0),
848	DBGFREGSUBFIELD_RW("pe", 5, 1, 0),
849	DBGFREGSUBFIELD_RW("daz", 6, 1, 0),
850	DBGFREGSUBFIELD_RW("im", 7, 1, 0),
851	DBGFREGSUBFIELD_RW("dm", 8, 1, 0),
852	DBGFREGSUBFIELD_RW("zm", 9, 1, 0),
853	DBGFREGSUBFIELD_RW("om", 10, 1, 0),
854	DBGFREGSUBFIELD_RW("um", 11, 1, 0),
855	DBGFREGSUBFIELD_RW("pm", 12, 1, 0),
856	DBGFREGSUBFIELD_RW("rc", 13, 2, 0),
857	DBGFREGSUBFIELD_RW("fz", 14, 1, 0),
858	DBGFREGSUBFIELD_TERMINATOR()
859	};
860
861	/** Sub-fields for the FPU tag word register. */
862	static DBGFREGSUBFIELD const g_aCpumRegFields_stN[] =
863	{
864	DBGFREGSUBFIELD_RW("man", 0, 64, 0),
865	DBGFREGSUBFIELD_RW("exp", 64, 15, 0),
866	DBGFREGSUBFIELD_RW("sig", 79, 1, 0),
867	DBGFREGSUBFIELD_TERMINATOR()
868	};
869
870	/** Sub-fields for the MMX registers. */
871	static DBGFREGSUBFIELD const g_aCpumRegFields_mmN[] =
872	{
873	DBGFREGSUBFIELD_RW("dw0", 0, 32, 0),
874	DBGFREGSUBFIELD_RW("dw1", 32, 32, 0),
875	DBGFREGSUBFIELD_RW("w0", 0, 16, 0),
876	DBGFREGSUBFIELD_RW("w1", 16, 16, 0),
877	DBGFREGSUBFIELD_RW("w2", 32, 16, 0),
878	DBGFREGSUBFIELD_RW("w3", 48, 16, 0),
879	DBGFREGSUBFIELD_RW("b0", 0, 8, 0),
880	DBGFREGSUBFIELD_RW("b1", 8, 8, 0),
881	DBGFREGSUBFIELD_RW("b2", 16, 8, 0),
882	DBGFREGSUBFIELD_RW("b3", 24, 8, 0),
883	DBGFREGSUBFIELD_RW("b4", 32, 8, 0),
884	DBGFREGSUBFIELD_RW("b5", 40, 8, 0),
885	DBGFREGSUBFIELD_RW("b6", 48, 8, 0),
886	DBGFREGSUBFIELD_RW("b7", 56, 8, 0),
887	DBGFREGSUBFIELD_TERMINATOR()
888	};
889
890	/** Sub-fields for the XMM registers. */
891	static DBGFREGSUBFIELD const g_aCpumRegFields_xmmN[] =
892	{
893	DBGFREGSUBFIELD_RW("r0", 0, 32, 0),
894	DBGFREGSUBFIELD_RW("r0.man", 0+ 0, 23, 0),
895	DBGFREGSUBFIELD_RW("r0.exp", 0+23, 8, 0),
896	DBGFREGSUBFIELD_RW("r0.sig", 0+31, 1, 0),
897	DBGFREGSUBFIELD_RW("r1", 32, 32, 0),
898	DBGFREGSUBFIELD_RW("r1.man", 32+ 0, 23, 0),
899	DBGFREGSUBFIELD_RW("r1.exp", 32+23, 8, 0),
900	DBGFREGSUBFIELD_RW("r1.sig", 32+31, 1, 0),
901	DBGFREGSUBFIELD_RW("r2", 64, 32, 0),
902	DBGFREGSUBFIELD_RW("r2.man", 64+ 0, 23, 0),
903	DBGFREGSUBFIELD_RW("r2.exp", 64+23, 8, 0),
904	DBGFREGSUBFIELD_RW("r2.sig", 64+31, 1, 0),
905	DBGFREGSUBFIELD_RW("r3", 96, 32, 0),
906	DBGFREGSUBFIELD_RW("r3.man", 96+ 0, 23, 0),
907	DBGFREGSUBFIELD_RW("r3.exp", 96+23, 8, 0),
908	DBGFREGSUBFIELD_RW("r3.sig", 96+31, 1, 0),
909	DBGFREGSUBFIELD_TERMINATOR()
910	};
911
912	/** Sub-fields for the CR0 register. */
913	static DBGFREGSUBFIELD const g_aCpumRegFields_cr0[] =
914	{
915	/** @todo */
916	DBGFREGSUBFIELD_TERMINATOR()
917	};
918
919	/** Sub-fields for the CR3 register. */
920	static DBGFREGSUBFIELD const g_aCpumRegFields_cr3[] =
921	{
922	/** @todo */
923	DBGFREGSUBFIELD_TERMINATOR()
924	};
925
926	/** Sub-fields for the CR4 register. */
927	static DBGFREGSUBFIELD const g_aCpumRegFields_cr4[] =
928	{
929	/** @todo */
930	DBGFREGSUBFIELD_TERMINATOR()
931	};
932
933	/** Sub-fields for the DR6 register. */
934	static DBGFREGSUBFIELD const g_aCpumRegFields_dr6[] =
935	{
936	/** @todo */
937	DBGFREGSUBFIELD_TERMINATOR()
938	};
939
940	/** Sub-fields for the DR7 register. */
941	static DBGFREGSUBFIELD const g_aCpumRegFields_dr7[] =
942	{
943	/** @todo */
944	DBGFREGSUBFIELD_TERMINATOR()
945	};
946
947	/** Sub-fields for the CR_PAT MSR. */
948	static DBGFREGSUBFIELD const g_aCpumRegFields_apic_base[] =
949	{
950	DBGFREGSUBFIELD_RW("bsp", 8, 1, 0),
951	DBGFREGSUBFIELD_RW("ge", 9, 1, 0),
952	DBGFREGSUBFIELD_RW("base", 12, 20, 12),
953	DBGFREGSUBFIELD_TERMINATOR()
954	};
955
956	/** Sub-fields for the CR_PAT MSR. */
957	static DBGFREGSUBFIELD const g_aCpumRegFields_cr_pat[] =
958	{
959	/** @todo */
960	DBGFREGSUBFIELD_TERMINATOR()
961	};
962
963	/** Sub-fields for the PERF_STATUS MSR. */
964	static DBGFREGSUBFIELD const g_aCpumRegFields_perf_status[] =
965	{
966	/** @todo */
967	DBGFREGSUBFIELD_TERMINATOR()
968	};
969
970	/** Sub-fields for the EFER MSR. */
971	static DBGFREGSUBFIELD const g_aCpumRegFields_efer[] =
972	{
973	/** @todo */
974	DBGFREGSUBFIELD_TERMINATOR()
975	};
976
977	/** Sub-fields for the STAR MSR. */
978	static DBGFREGSUBFIELD const g_aCpumRegFields_star[] =
979	{
980	/** @todo */
981	DBGFREGSUBFIELD_TERMINATOR()
982	};
983
984	/** Sub-fields for the CSTAR MSR. */
985	static DBGFREGSUBFIELD const g_aCpumRegFields_cstar[] =
986	{
987	/** @todo */
988	DBGFREGSUBFIELD_TERMINATOR()
989	};
990
991	/** Sub-fields for the LSTAR MSR. */
992	static DBGFREGSUBFIELD const g_aCpumRegFields_lstar[] =
993	{
994	/** @todo */
995	DBGFREGSUBFIELD_TERMINATOR()
996	};
997
998	/** Sub-fields for the SF_MASK MSR. */
999	static DBGFREGSUBFIELD const g_aCpumRegFields_sf_mask[] =
1000	{
1001	/** @todo */
1002	DBGFREGSUBFIELD_TERMINATOR()
1003	};
1004
1005
1006	/** @name Macros for producing register descriptor table entries.
1007	* @{ */
1008	#define CPU_REG_EX_AS(a_szName, a_RegSuff, a_TypeSuff, a_offRegister, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1009	{ a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /fFlags/, a_offRegister, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1010
1011	#define CPU_REG_REG(UName, LName) \
1012	CPU_REG_RW_AS(#LName, UName, U64, LName, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_##LName, NULL)
1013
1014	#define CPU_REG_SEG(UName, LName) \
1015	CPU_REG_RW_AS(#LName, UName, U16, LName.Sel, cpumR3RegGet_Generic, cpumR3RegSet_seg, NULL, NULL ), \
1016	CPU_REG_RW_AS(#LName "_attr", UName##_ATTR, U32, LName.Attr.u, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_seg), \
1017	CPU_REG_RW_AS(#LName "_base", UName##_BASE, U64, LName.u64Base, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ), \
1018	CPU_REG_RW_AS(#LName "_lim", UName##_LIMIT, U32, LName.u32Limit, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL )
1019
1020	#define CPU_REG_MM(n) \
1021	CPU_REG_RW_AS("mm" #n, MM##n, U64, fpu.aRegs[n].mmx, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mmN)
1022
1023	#define CPU_REG_XMM(n) \
1024	CPU_REG_RW_AS("xmm" #n, XMM##n, U128, fpu.aXMM[n].xmm, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_xmmN)
1025	/** @} */
1026
1027
1028	/**
1029	* The guest register descriptors.
1030	*/
1031	static DBGFREGDESC const g_aCpumRegGstDescs[] =
1032	{
1033	#define CPU_REG_RW_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1034	{ a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /fFlags/, RT_OFFSETOF(CPUMCPU, Guest.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1035	#define CPU_REG_RO_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1036	{ a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, DBGFREG_FLAGS_READ_ONLY, RT_OFFSETOF(CPUMCPU, Guest.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1037	#define CPU_REG_MSR(a_szName, UName, a_TypeSuff, a_paSubFields) \
1038	CPU_REG_EX_AS(a_szName, MSR_##UName, a_TypeSuff, MSR_##UName, cpumR3RegGstGet_msr, cpumR3RegGstSet_msr, NULL, a_paSubFields)
1039	#define CPU_REG_ST(n) \
1040	CPU_REG_EX_AS("st" #n, ST##n, R80, n, cpumR3RegGstGet_stN, cpumR3RegGstSet_stN, NULL, g_aCpumRegFields_stN)
1041
1042	CPU_REG_REG(RAX, rax),
1043	CPU_REG_REG(RCX, rcx),
1044	CPU_REG_REG(RDX, rdx),
1045	CPU_REG_REG(RBX, rbx),
1046	CPU_REG_REG(RSP, rsp),
1047	CPU_REG_REG(RBP, rbp),
1048	CPU_REG_REG(RSI, rsi),
1049	CPU_REG_REG(RDI, rdi),
1050	CPU_REG_REG(R8, r8),
1051	CPU_REG_REG(R9, r9),
1052	CPU_REG_REG(R10, r10),
1053	CPU_REG_REG(R11, r11),
1054	CPU_REG_REG(R12, r12),
1055	CPU_REG_REG(R13, r13),
1056	CPU_REG_REG(R14, r14),
1057	CPU_REG_REG(R15, r15),
1058	CPU_REG_SEG(CS, cs),
1059	CPU_REG_SEG(DS, ds),
1060	CPU_REG_SEG(ES, es),
1061	CPU_REG_SEG(FS, fs),
1062	CPU_REG_SEG(GS, gs),
1063	CPU_REG_SEG(SS, ss),
1064	CPU_REG_REG(RIP, rip),
1065	CPU_REG_RW_AS("rflags", RFLAGS, U64, rflags, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_rflags, g_aCpumRegFields_rflags ),
1066	CPU_REG_RW_AS("fcw", FCW, U16, fpu.FCW, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fcw ),
1067	CPU_REG_RW_AS("fsw", FSW, U16, fpu.FSW, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fsw ),
1068	CPU_REG_RO_AS("ftw", FTW, U16, fpu, cpumR3RegGet_ftw, cpumR3RegSet_ftw, NULL, g_aCpumRegFields_ftw ),
1069	CPU_REG_RW_AS("fop", FOP, U16, fpu.FOP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1070	CPU_REG_RW_AS("fpuip", FPUIP, U32, fpu.FPUIP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpuip, NULL ),
1071	CPU_REG_RW_AS("fpucs", FPUCS, U16, fpu.CS, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1072	CPU_REG_RW_AS("fpudp", FPUDP, U32, fpu.FPUDP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpudp, NULL ),
1073	CPU_REG_RW_AS("fpuds", FPUDS, U16, fpu.DS, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1074	CPU_REG_RW_AS("mxcsr", MXCSR, U32, fpu.MXCSR, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr ),
1075	CPU_REG_RW_AS("mxcsr_mask", MXCSR_MASK, U32, fpu.MXCSR_MASK, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr ),
1076	CPU_REG_ST(0),
1077	CPU_REG_ST(1),
1078	CPU_REG_ST(2),
1079	CPU_REG_ST(3),
1080	CPU_REG_ST(4),
1081	CPU_REG_ST(5),
1082	CPU_REG_ST(6),
1083	CPU_REG_ST(7),
1084	CPU_REG_MM(0),
1085	CPU_REG_MM(1),
1086	CPU_REG_MM(2),
1087	CPU_REG_MM(3),
1088	CPU_REG_MM(4),
1089	CPU_REG_MM(5),
1090	CPU_REG_MM(6),
1091	CPU_REG_MM(7),
1092	CPU_REG_XMM(0),
1093	CPU_REG_XMM(1),
1094	CPU_REG_XMM(2),
1095	CPU_REG_XMM(3),
1096	CPU_REG_XMM(4),
1097	CPU_REG_XMM(5),
1098	CPU_REG_XMM(6),
1099	CPU_REG_XMM(7),
1100	CPU_REG_XMM(8),
1101	CPU_REG_XMM(9),
1102	CPU_REG_XMM(10),
1103	CPU_REG_XMM(11),
1104	CPU_REG_XMM(12),
1105	CPU_REG_XMM(13),
1106	CPU_REG_XMM(14),
1107	CPU_REG_XMM(15),
1108	CPU_REG_RW_AS("gdtr_base", GDTR_BASE, U64, gdtr.pGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1109	CPU_REG_RW_AS("gdtr_lim", GDTR_LIMIT, U16, gdtr.cbGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1110	CPU_REG_RW_AS("idtr_base", IDTR_BASE, U64, idtr.pIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1111	CPU_REG_RW_AS("idtr_lim", IDTR_LIMIT, U16, idtr.cbIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1112	CPU_REG_SEG(LDTR, ldtr),
1113	CPU_REG_SEG(TR, tr),
1114	CPU_REG_EX_AS("cr0", CR0, U32, 0, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, g_aCpumRegAliases_cr0, g_aCpumRegFields_cr0 ),
1115	CPU_REG_EX_AS("cr2", CR2, U64, 2, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, NULL ),
1116	CPU_REG_EX_AS("cr3", CR3, U64, 3, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, g_aCpumRegFields_cr3 ),
1117	CPU_REG_EX_AS("cr4", CR4, U32, 4, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, g_aCpumRegFields_cr4 ),
1118	CPU_REG_EX_AS("cr8", CR8, U32, 8, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, NULL ),
1119	CPU_REG_EX_AS("dr0", DR0, U64, 0, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1120	CPU_REG_EX_AS("dr1", DR1, U64, 1, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1121	CPU_REG_EX_AS("dr2", DR2, U64, 2, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1122	CPU_REG_EX_AS("dr3", DR3, U64, 3, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1123	CPU_REG_EX_AS("dr6", DR6, U32, 6, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, g_aCpumRegFields_dr6 ),
1124	CPU_REG_EX_AS("dr7", DR7, U32, 7, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, g_aCpumRegFields_dr7 ),
1125	CPU_REG_MSR("apic_base", IA32_APICBASE, U32, g_aCpumRegFields_apic_base ),
1126	CPU_REG_MSR("pat", IA32_CR_PAT, U64, g_aCpumRegFields_cr_pat ),
1127	CPU_REG_MSR("perf_status", IA32_PERF_STATUS, U64, g_aCpumRegFields_perf_status),
1128	CPU_REG_MSR("sysenter_cs", IA32_SYSENTER_CS, U16, NULL ),
1129	CPU_REG_MSR("sysenter_eip", IA32_SYSENTER_EIP, U32, NULL ),
1130	CPU_REG_MSR("sysenter_esp", IA32_SYSENTER_ESP, U32, NULL ),
1131	CPU_REG_MSR("tsc", IA32_TSC, U32, NULL ),
1132	CPU_REG_MSR("efer", K6_EFER, U32, g_aCpumRegFields_efer ),
1133	CPU_REG_MSR("star", K6_STAR, U64, g_aCpumRegFields_star ),
1134	CPU_REG_MSR("cstar", K8_CSTAR, U64, g_aCpumRegFields_cstar ),
1135	CPU_REG_MSR("msr_fs_base", K8_FS_BASE, U64, NULL ),
1136	CPU_REG_MSR("msr_gs_base", K8_GS_BASE, U64, NULL ),
1137	CPU_REG_MSR("krnl_gs_base", K8_KERNEL_GS_BASE, U64, NULL ),
1138	CPU_REG_MSR("lstar", K8_LSTAR, U64, g_aCpumRegFields_lstar ),
1139	CPU_REG_MSR("sf_mask", K8_SF_MASK, U64, NULL ),
1140	CPU_REG_MSR("tsc_aux", K8_TSC_AUX, U64, NULL ),
1141	CPU_REG_EX_AS("ah", AH, U8, RT_OFFSETOF(CPUMCPU, Guest.rax) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1142	CPU_REG_EX_AS("ch", CH, U8, RT_OFFSETOF(CPUMCPU, Guest.rcx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1143	CPU_REG_EX_AS("dh", DH, U8, RT_OFFSETOF(CPUMCPU, Guest.rdx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1144	CPU_REG_EX_AS("bh", BH, U8, RT_OFFSETOF(CPUMCPU, Guest.rbx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1145	CPU_REG_RW_AS("gdtr", GDTR, DTR, gdtr, cpumR3RegGet_gdtr, cpumR3RegSet_gdtr, NULL, NULL ),
1146	CPU_REG_RW_AS("idtr", IDTR, DTR, idtr, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL ),
1147	DBGFREGDESC_TERMINATOR()
1148
1149	#undef CPU_REG_RW_AS
1150	#undef CPU_REG_RO_AS
1151	#undef CPU_REG_MSR
1152	#undef CPU_REG_ST
1153	};
1154
1155
1156	/**
1157	* The hypervisor (raw-mode) register descriptors.
1158	*/
1159	static DBGFREGDESC const g_aCpumRegHyperDescs[] =
1160	{
1161	#define CPU_REG_RW_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1162	{ a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /fFlags/, RT_OFFSETOF(CPUMCPU, Hyper.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1163	#define CPU_REG_RO_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1164	{ a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, DBGFREG_FLAGS_READ_ONLY, RT_OFFSETOF(CPUMCPU, Hyper.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1165	#define CPU_REG_MSR(a_szName, UName, a_TypeSuff, a_paSubFields) \
1166	CPU_REG_EX_AS(a_szName, MSR_##UName, a_TypeSuff, MSR_##UName, cpumR3RegHyperGet_msr, cpumR3RegHyperSet_msr, NULL, a_paSubFields)
1167	#define CPU_REG_ST(n) \
1168	CPU_REG_EX_AS("st" #n, ST##n, R80, n, cpumR3RegHyperGet_stN, cpumR3RegHyperSet_stN, NULL, g_aCpumRegFields_stN)
1169
1170	CPU_REG_REG(RAX, rax),
1171	CPU_REG_REG(RCX, rcx),
1172	CPU_REG_REG(RDX, rdx),
1173	CPU_REG_REG(RBX, rbx),
1174	CPU_REG_REG(RSP, rsp),
1175	CPU_REG_REG(RBP, rbp),
1176	CPU_REG_REG(RSI, rsi),
1177	CPU_REG_REG(RDI, rdi),
1178	CPU_REG_REG(R8, r8),
1179	CPU_REG_REG(R9, r9),
1180	CPU_REG_REG(R10, r10),
1181	CPU_REG_REG(R11, r11),
1182	CPU_REG_REG(R12, r12),
1183	CPU_REG_REG(R13, r13),
1184	CPU_REG_REG(R14, r14),
1185	CPU_REG_REG(R15, r15),
1186	CPU_REG_SEG(CS, cs),
1187	CPU_REG_SEG(DS, ds),
1188	CPU_REG_SEG(ES, es),
1189	CPU_REG_SEG(FS, fs),
1190	CPU_REG_SEG(GS, gs),
1191	CPU_REG_SEG(SS, ss),
1192	CPU_REG_REG(RIP, rip),
1193	CPU_REG_RW_AS("rflags", RFLAGS, U64, rflags, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_rflags, g_aCpumRegFields_rflags ),
1194	CPU_REG_RW_AS("fcw", FCW, U16, fpu.FCW, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fcw ),
1195	CPU_REG_RW_AS("fsw", FSW, U16, fpu.FSW, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_fsw ),
1196	CPU_REG_RO_AS("ftw", FTW, U16, fpu, cpumR3RegGet_ftw, cpumR3RegSet_ftw, NULL, g_aCpumRegFields_ftw ),
1197	CPU_REG_RW_AS("fop", FOP, U16, fpu.FOP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1198	CPU_REG_RW_AS("fpuip", FPUIP, U32, fpu.FPUIP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpuip, NULL ),
1199	CPU_REG_RW_AS("fpucs", FPUCS, U16, fpu.CS, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1200	CPU_REG_RW_AS("fpudp", FPUDP, U32, fpu.FPUDP, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_fpudp, NULL ),
1201	CPU_REG_RW_AS("fpuds", FPUDS, U16, fpu.DS, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1202	CPU_REG_RW_AS("mxcsr", MXCSR, U32, fpu.MXCSR, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr ),
1203	CPU_REG_RW_AS("mxcsr_mask", MXCSR_MASK, U32, fpu.MXCSR_MASK, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_mxcsr ),
1204	CPU_REG_ST(0),
1205	CPU_REG_ST(1),
1206	CPU_REG_ST(2),
1207	CPU_REG_ST(3),
1208	CPU_REG_ST(4),
1209	CPU_REG_ST(5),
1210	CPU_REG_ST(6),
1211	CPU_REG_ST(7),
1212	CPU_REG_MM(0),
1213	CPU_REG_MM(1),
1214	CPU_REG_MM(2),
1215	CPU_REG_MM(3),
1216	CPU_REG_MM(4),
1217	CPU_REG_MM(5),
1218	CPU_REG_MM(6),
1219	CPU_REG_MM(7),
1220	CPU_REG_XMM(0),
1221	CPU_REG_XMM(1),
1222	CPU_REG_XMM(2),
1223	CPU_REG_XMM(3),
1224	CPU_REG_XMM(4),
1225	CPU_REG_XMM(5),
1226	CPU_REG_XMM(6),
1227	CPU_REG_XMM(7),
1228	CPU_REG_XMM(8),
1229	CPU_REG_XMM(9),
1230	CPU_REG_XMM(10),
1231	CPU_REG_XMM(11),
1232	CPU_REG_XMM(12),
1233	CPU_REG_XMM(13),
1234	CPU_REG_XMM(14),
1235	CPU_REG_XMM(15),
1236	CPU_REG_RW_AS("gdtr_base", GDTR_BASE, U64, gdtr.pGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1237	CPU_REG_RW_AS("gdtr_lim", GDTR_LIMIT, U16, gdtr.cbGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1238	CPU_REG_RW_AS("idtr_base", IDTR_BASE, U64, idtr.pIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1239	CPU_REG_RW_AS("idtr_lim", IDTR_LIMIT, U16, idtr.cbIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1240	CPU_REG_SEG(LDTR, ldtr),
1241	CPU_REG_SEG(TR, tr),
1242	CPU_REG_EX_AS("cr0", CR0, U32, 0, cpumR3RegHyperGet_crX, cpumR3RegHyperSet_crX, g_aCpumRegAliases_cr0, g_aCpumRegFields_cr0 ),
1243	CPU_REG_EX_AS("cr2", CR2, U64, 2, cpumR3RegHyperGet_crX, cpumR3RegHyperSet_crX, NULL, NULL ),
1244	CPU_REG_EX_AS("cr3", CR3, U64, 3, cpumR3RegHyperGet_crX, cpumR3RegHyperSet_crX, NULL, g_aCpumRegFields_cr3 ),
1245	CPU_REG_EX_AS("cr4", CR4, U32, 4, cpumR3RegHyperGet_crX, cpumR3RegHyperSet_crX, NULL, g_aCpumRegFields_cr4 ),
1246	CPU_REG_EX_AS("cr8", CR8, U32, 8, cpumR3RegHyperGet_crX, cpumR3RegHyperSet_crX, NULL, NULL ),
1247	CPU_REG_EX_AS("dr0", DR0, U64, 0, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1248	CPU_REG_EX_AS("dr1", DR1, U64, 1, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1249	CPU_REG_EX_AS("dr2", DR2, U64, 2, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1250	CPU_REG_EX_AS("dr3", DR3, U64, 3, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1251	CPU_REG_EX_AS("dr6", DR6, U32, 6, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, g_aCpumRegFields_dr6 ),
1252	CPU_REG_EX_AS("dr7", DR7, U32, 7, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, g_aCpumRegFields_dr7 ),
1253	CPU_REG_MSR("apic_base", IA32_APICBASE, U32, g_aCpumRegFields_apic_base ),
1254	CPU_REG_MSR("pat", IA32_CR_PAT, U64, g_aCpumRegFields_cr_pat ),
1255	CPU_REG_MSR("perf_status", IA32_PERF_STATUS, U64, g_aCpumRegFields_perf_status),
1256	CPU_REG_MSR("sysenter_cs", IA32_SYSENTER_CS, U16, NULL ),
1257	CPU_REG_MSR("sysenter_eip", IA32_SYSENTER_EIP, U32, NULL ),
1258	CPU_REG_MSR("sysenter_esp", IA32_SYSENTER_ESP, U32, NULL ),
1259	CPU_REG_MSR("tsc", IA32_TSC, U32, NULL ),
1260	CPU_REG_MSR("efer", K6_EFER, U32, g_aCpumRegFields_efer ),
1261	CPU_REG_MSR("star", K6_STAR, U64, g_aCpumRegFields_star ),
1262	CPU_REG_MSR("cstar", K8_CSTAR, U64, g_aCpumRegFields_cstar ),
1263	CPU_REG_MSR("msr_fs_base", K8_FS_BASE, U64, NULL ),
1264	CPU_REG_MSR("msr_gs_base", K8_GS_BASE, U64, NULL ),
1265	CPU_REG_MSR("krnl_gs_base", K8_KERNEL_GS_BASE, U64, NULL ),
1266	CPU_REG_MSR("lstar", K8_LSTAR, U64, g_aCpumRegFields_lstar ),
1267	CPU_REG_MSR("sf_mask", K8_SF_MASK, U64, NULL ),
1268	CPU_REG_MSR("tsc_aux", K8_TSC_AUX, U64, NULL ),
1269	CPU_REG_EX_AS("ah", AH, U8, RT_OFFSETOF(CPUMCPU, Hyper.rax) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1270	CPU_REG_EX_AS("ch", CH, U8, RT_OFFSETOF(CPUMCPU, Hyper.rcx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1271	CPU_REG_EX_AS("dh", DH, U8, RT_OFFSETOF(CPUMCPU, Hyper.rdx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1272	CPU_REG_EX_AS("bh", BH, U8, RT_OFFSETOF(CPUMCPU, Hyper.rbx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1273	CPU_REG_RW_AS("gdtr", GDTR, DTR, gdtr, cpumR3RegGet_gdtr, cpumR3RegSet_gdtr, NULL, NULL ),
1274	CPU_REG_RW_AS("idtr", IDTR, DTR, idtr, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL ),
1275	DBGFREGDESC_TERMINATOR()
1276	#undef CPU_REG_RW_AS
1277	#undef CPU_REG_RO_AS
1278	#undef CPU_REG_MSR
1279	#undef CPU_REG_ST
1280	};
1281
1282
1283	/**
1284	* Initializes the debugger related sides of the CPUM component.
1285	*
1286	* Called by CPUMR3Init.
1287	*
1288	* @returns VBox status code.
1289	* @param pVM Pointer to the VM.
1290	*/
1291	int cpumR3DbgInit(PVM pVM)
1292	{
1293	for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1294	{
1295	int rc = DBGFR3RegRegisterCpu(pVM, &pVM->aCpus[iCpu], g_aCpumRegGstDescs, true /fGuestRegs/);
1296	AssertLogRelRCReturn(rc, rc);
1297	rc = DBGFR3RegRegisterCpu(pVM, &pVM->aCpus[iCpu], g_aCpumRegHyperDescs, false /fGuestRegs/);
1298	AssertLogRelRCReturn(rc, rc);
1299	}
1300
1301	return VINF_SUCCESS;
1302	}
1303

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUMDbg.cpp@ 45665

Download in other formats: