VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/DBGFReg.cpp@ 92479

Last change on this file since 92479 was 86149, checked in by vboxsync, 4 years ago

VMM/DBGFReg: A lazy implementation of DBGFR3RegNmSetBatch() which needs to be improved [doxygen fix]
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 103.2 KB
Line 
1/* $Id: DBGFReg.cpp 86149 2020-09-17 11:34:21Z vboxsync $ */
2/** @file
3 * DBGF - Debugger Facility, Register Methods.
4 */
5
6/*
7 * Copyright (C) 2010-2020 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*********************************************************************************************************************************
20* Header Files *
21*********************************************************************************************************************************/
22#define LOG_GROUP LOG_GROUP_DBGF
23#include <VBox/vmm/dbgf.h>
24#include "DBGFInternal.h"
25#include <VBox/vmm/mm.h>
26#include <VBox/vmm/vm.h>
27#include <VBox/vmm/uvm.h>
28#include <VBox/param.h>
29#include <VBox/err.h>
30#include <VBox/log.h>
31#include <iprt/ctype.h>
32#include <iprt/string.h>
33#include <iprt/uint128.h>
34
35
36/*********************************************************************************************************************************
37* Defined Constants And Macros *
38*********************************************************************************************************************************/
39/** Locks the register database for writing. */
40#define DBGF_REG_DB_LOCK_WRITE(pUVM) \
41 do { \
42 int rcSem = RTSemRWRequestWrite((pUVM)->dbgf.s.hRegDbLock, RT_INDEFINITE_WAIT); \
43 AssertRC(rcSem); \
44 } while (0)
45
46/** Unlocks the register database after writing. */
47#define DBGF_REG_DB_UNLOCK_WRITE(pUVM) \
48 do { \
49 int rcSem = RTSemRWReleaseWrite((pUVM)->dbgf.s.hRegDbLock); \
50 AssertRC(rcSem); \
51 } while (0)
52
53/** Locks the register database for reading. */
54#define DBGF_REG_DB_LOCK_READ(pUVM) \
55 do { \
56 int rcSem = RTSemRWRequestRead((pUVM)->dbgf.s.hRegDbLock, RT_INDEFINITE_WAIT); \
57 AssertRC(rcSem); \
58 } while (0)
59
60/** Unlocks the register database after reading. */
61#define DBGF_REG_DB_UNLOCK_READ(pUVM) \
62 do { \
63 int rcSem = RTSemRWReleaseRead((pUVM)->dbgf.s.hRegDbLock); \
64 AssertRC(rcSem); \
65 } while (0)
66
67
68/** The max length of a set, register or sub-field name. */
69#define DBGF_REG_MAX_NAME 40
70
71
72/*********************************************************************************************************************************
73* Structures and Typedefs *
74*********************************************************************************************************************************/
75/**
76 * Register set registration record type.
77 */
78typedef enum DBGFREGSETTYPE
79{
80 /** Invalid zero value. */
81 DBGFREGSETTYPE_INVALID = 0,
82 /** CPU record. */
83 DBGFREGSETTYPE_CPU,
84 /** Device record. */
85 DBGFREGSETTYPE_DEVICE,
86 /** End of valid record types. */
87 DBGFREGSETTYPE_END
88} DBGFREGSETTYPE;
89
90
91/**
92 * Register set registration record.
93 */
94typedef struct DBGFREGSET
95{
96 /** String space core. */
97 RTSTRSPACECORE Core;
98 /** The registration record type. */
99 DBGFREGSETTYPE enmType;
100 /** The user argument for the callbacks. */
101 union
102 {
103 /** The CPU view. */
104 PVMCPU pVCpu;
105 /** The device view. */
106 PPDMDEVINS pDevIns;
107 /** The general view. */
108 void *pv;
109 } uUserArg;
110
111 /** The register descriptors. */
112 PCDBGFREGDESC paDescs;
113 /** The number of register descriptors. */
114 uint32_t cDescs;
115
116 /** Array of lookup records.
117 * The first part of the array runs parallel to paDescs, the rest are
118 * covering for aliases and bitfield variations. It's done this way to
119 * simplify the query all operations. */
120 struct DBGFREGLOOKUP *paLookupRecs;
121 /** The number of lookup records. */
122 uint32_t cLookupRecs;
123
124 /** The register name prefix. */
125 char szPrefix[1];
126} DBGFREGSET;
127/** Pointer to a register registration record. */
128typedef DBGFREGSET *PDBGFREGSET;
129/** Pointer to a const register registration record. */
130typedef DBGFREGSET const *PCDBGFREGSET;
131
132
133/**
134 * Register lookup record.
135 */
136typedef struct DBGFREGLOOKUP
137{
138 /** The string space core. */
139 RTSTRSPACECORE Core;
140 /** Pointer to the set. */
141 PCDBGFREGSET pSet;
142 /** Pointer to the register descriptor. */
143 PCDBGFREGDESC pDesc;
144 /** If an alias this points to the alias descriptor, NULL if not. */
145 PCDBGFREGALIAS pAlias;
146 /** If a sub-field this points to the sub-field descriptor, NULL if not. */
147 PCDBGFREGSUBFIELD pSubField;
148} DBGFREGLOOKUP;
149/** Pointer to a register lookup record. */
150typedef DBGFREGLOOKUP *PDBGFREGLOOKUP;
151/** Pointer to a const register lookup record. */
152typedef DBGFREGLOOKUP const *PCDBGFREGLOOKUP;
153
154
155/**
156 * Argument packet from DBGFR3RegNmQueryAll to dbgfR3RegNmQueryAllWorker.
157 */
158typedef struct DBGFR3REGNMQUERYALLARGS
159{
160 /** The output register array. */
161 PDBGFREGENTRYNM paRegs;
162 /** The number of entries in the output array. */
163 size_t cRegs;
164 /** The current register number when enumerating the string space.
165 * @remarks Only used by EMT(0). */
166 size_t iReg;
167} DBGFR3REGNMQUERYALLARGS;
168/** Pointer to a dbgfR3RegNmQueryAllWorker argument packet. */
169typedef DBGFR3REGNMQUERYALLARGS *PDBGFR3REGNMQUERYALLARGS;
170
171
172/**
173 * Argument packet passed by DBGFR3RegPrintfV to dbgfR3RegPrintfCbOutput and
174 * dbgfR3RegPrintfCbFormat.
175 */
176typedef struct DBGFR3REGPRINTFARGS
177{
178 /** The user mode VM handle. */
179 PUVM pUVM;
180 /** The target CPU. */
181 VMCPUID idCpu;
182 /** Set if we're looking at guest registers. */
183 bool fGuestRegs;
184 /** The output buffer. */
185 char *pszBuf;
186 /** The format string. */
187 const char *pszFormat;
188 /** The va list with format arguments. */
189 va_list va;
190
191 /** The current buffer offset. */
192 size_t offBuf;
193 /** The amount of buffer space left, not counting the terminator char. */
194 size_t cchLeftBuf;
195 /** The status code of the whole operation. First error is return,
196 * subsequent ones are suppressed. */
197 int rc;
198} DBGFR3REGPRINTFARGS;
199/** Pointer to a DBGFR3RegPrintfV argument packet. */
200typedef DBGFR3REGPRINTFARGS *PDBGFR3REGPRINTFARGS;
201
202
203
204/**
205 * Initializes the register database.
206 *
207 * @returns VBox status code.
208 * @param pUVM The user mode VM handle.
209 */
210int dbgfR3RegInit(PUVM pUVM)
211{
212 int rc = VINF_SUCCESS;
213 if (!pUVM->dbgf.s.fRegDbInitialized)
214 {
215 rc = RTSemRWCreate(&pUVM->dbgf.s.hRegDbLock);
216 pUVM->dbgf.s.fRegDbInitialized = RT_SUCCESS(rc);
217 }
218 return rc;
219}
220
221
222/**
223 * Terminates the register database.
224 *
225 * @param pUVM The user mode VM handle.
226 */
227void dbgfR3RegTerm(PUVM pUVM)
228{
229 RTSemRWDestroy(pUVM->dbgf.s.hRegDbLock);
230 pUVM->dbgf.s.hRegDbLock = NIL_RTSEMRW;
231 pUVM->dbgf.s.fRegDbInitialized = false;
232}
233
234
235/**
236 * Validates a register name.
237 *
238 * This is used for prefixes, aliases and field names.
239 *
240 * @returns true if valid, false if not.
241 * @param pszName The register name to validate.
242 * @param chDot Set to '.' if accepted, otherwise 0.
243 */
244static bool dbgfR3RegIsNameValid(const char *pszName, char chDot)
245{
246 const char *psz = pszName;
247 if (!RT_C_IS_ALPHA(*psz))
248 return false;
249 char ch;
250 while ((ch = *++psz))
251 if ( !RT_C_IS_LOWER(ch)
252 && !RT_C_IS_DIGIT(ch)
253 && ch != '_'
254 && ch != chDot)
255 return false;
256 if (psz - pszName > DBGF_REG_MAX_NAME)
257 return false;
258 return true;
259}
260
261
262/**
263 * Common worker for registering a register set.
264 *
265 * @returns VBox status code.
266 * @param pUVM The user mode VM handle.
267 * @param paRegisters The register descriptors.
268 * @param enmType The set type.
269 * @param pvUserArg The user argument for the callbacks.
270 * @param pszPrefix The name prefix.
271 * @param iInstance The instance number to be appended to @a
272 * pszPrefix when creating the set name.
273 */
274static int dbgfR3RegRegisterCommon(PUVM pUVM, PCDBGFREGDESC paRegisters, DBGFREGSETTYPE enmType, void *pvUserArg,
275 const char *pszPrefix, uint32_t iInstance)
276{
277 /*
278 * Validate input.
279 */
280 /* The name components. */
281 AssertMsgReturn(dbgfR3RegIsNameValid(pszPrefix, 0), ("%s\n", pszPrefix), VERR_INVALID_NAME);
282 const char *psz = RTStrEnd(pszPrefix, RTSTR_MAX);
283 bool const fNeedUnderscore = RT_C_IS_DIGIT(psz[-1]);
284 size_t const cchPrefix = psz - pszPrefix + fNeedUnderscore;
285 AssertMsgReturn(cchPrefix < RT_SIZEOFMEMB(DBGFREGSET, szPrefix) - 4 - 1, ("%s\n", pszPrefix), VERR_INVALID_NAME);
286
287 AssertMsgReturn(iInstance <= 9999, ("%d\n", iInstance), VERR_INVALID_NAME);
288
289 /* The descriptors. */
290 uint32_t cLookupRecs = 0;
291 uint32_t iDesc;
292 for (iDesc = 0; paRegisters[iDesc].pszName != NULL; iDesc++)
293 {
294 AssertMsgReturn(dbgfR3RegIsNameValid(paRegisters[iDesc].pszName, 0), ("%s (#%u)\n", paRegisters[iDesc].pszName, iDesc), VERR_INVALID_NAME);
295
296 if (enmType == DBGFREGSETTYPE_CPU)
297 AssertMsgReturn(iDesc < (unsigned)DBGFREG_END && (unsigned)paRegisters[iDesc].enmReg == iDesc,
298 ("%d iDesc=%d\n", paRegisters[iDesc].enmReg, iDesc),
299 VERR_INVALID_PARAMETER);
300 else
301 AssertReturn(paRegisters[iDesc].enmReg == DBGFREG_END, VERR_INVALID_PARAMETER);
302 AssertReturn( paRegisters[iDesc].enmType > DBGFREGVALTYPE_INVALID
303 && paRegisters[iDesc].enmType < DBGFREGVALTYPE_END, VERR_INVALID_PARAMETER);
304 AssertMsgReturn(!(paRegisters[iDesc].fFlags & ~DBGFREG_FLAGS_READ_ONLY),
305 ("%#x (#%u)\n", paRegisters[iDesc].fFlags, iDesc),
306 VERR_INVALID_PARAMETER);
307 AssertPtrReturn(paRegisters[iDesc].pfnGet, VERR_INVALID_PARAMETER);
308 AssertReturn(RT_VALID_PTR(paRegisters[iDesc].pfnSet) || (paRegisters[iDesc].fFlags & DBGFREG_FLAGS_READ_ONLY),
309 VERR_INVALID_PARAMETER);
310
311 uint32_t iAlias = 0;
312 PCDBGFREGALIAS paAliases = paRegisters[iDesc].paAliases;
313 if (paAliases)
314 {
315 AssertPtrReturn(paAliases, VERR_INVALID_PARAMETER);
316 for (; paAliases[iAlias].pszName; iAlias++)
317 {
318 AssertMsgReturn(dbgfR3RegIsNameValid(paAliases[iAlias].pszName, 0), ("%s (%s)\n", paAliases[iAlias].pszName, paRegisters[iDesc].pszName), VERR_INVALID_NAME);
319 AssertReturn( paAliases[iAlias].enmType > DBGFREGVALTYPE_INVALID
320 && paAliases[iAlias].enmType < DBGFREGVALTYPE_END, VERR_INVALID_PARAMETER);
321 }
322 }
323
324 uint32_t iSubField = 0;
325 PCDBGFREGSUBFIELD paSubFields = paRegisters[iDesc].paSubFields;
326 if (paSubFields)
327 {
328 AssertPtrReturn(paSubFields, VERR_INVALID_PARAMETER);
329 for (; paSubFields[iSubField].pszName; iSubField++)
330 {
331 AssertMsgReturn(dbgfR3RegIsNameValid(paSubFields[iSubField].pszName, '.'), ("%s (%s)\n", paSubFields[iSubField].pszName, paRegisters[iDesc].pszName), VERR_INVALID_NAME);
332 AssertReturn(paSubFields[iSubField].iFirstBit + paSubFields[iSubField].cBits <= 128, VERR_INVALID_PARAMETER);
333 AssertReturn(paSubFields[iSubField].cBits + paSubFields[iSubField].cShift <= 128, VERR_INVALID_PARAMETER);
334 AssertPtrNullReturn(paSubFields[iSubField].pfnGet, VERR_INVALID_POINTER);
335 AssertPtrNullReturn(paSubFields[iSubField].pfnSet, VERR_INVALID_POINTER);
336 }
337 }
338
339 cLookupRecs += (1 + iAlias) * (1 + iSubField);
340 }
341
342 /* Check the instance number of the CPUs. */
343 AssertReturn(enmType != DBGFREGSETTYPE_CPU || iInstance < pUVM->cCpus, VERR_INVALID_CPU_ID);
344
345 /*
346 * Allocate a new record and all associated lookup records.
347 */
348 size_t cbRegSet = RT_UOFFSETOF_DYN(DBGFREGSET, szPrefix[cchPrefix + 4 + 1]);
349 cbRegSet = RT_ALIGN_Z(cbRegSet, 32);
350 size_t const offLookupRecArray = cbRegSet;
351 cbRegSet += cLookupRecs * sizeof(DBGFREGLOOKUP);
352
353 PDBGFREGSET pRegSet = (PDBGFREGSET)MMR3HeapAllocZU(pUVM, MM_TAG_DBGF_REG, cbRegSet);
354 if (!pRegSet)
355 return VERR_NO_MEMORY;
356
357 /*
358 * Initialize the new record.
359 */
360 pRegSet->Core.pszString = pRegSet->szPrefix;
361 pRegSet->enmType = enmType;
362 pRegSet->uUserArg.pv = pvUserArg;
363 pRegSet->paDescs = paRegisters;
364 pRegSet->cDescs = iDesc;
365 pRegSet->cLookupRecs = cLookupRecs;
366 pRegSet->paLookupRecs = (PDBGFREGLOOKUP)((uintptr_t)pRegSet + offLookupRecArray);
367 if (fNeedUnderscore)
368 RTStrPrintf(pRegSet->szPrefix, cchPrefix + 4 + 1, "%s_%u", pszPrefix, iInstance);
369 else
370 RTStrPrintf(pRegSet->szPrefix, cchPrefix + 4 + 1, "%s%u", pszPrefix, iInstance);
371
372
373 /*
374 * Initialize the lookup records. See DBGFREGSET::paLookupRecs.
375 */
376 char szName[DBGF_REG_MAX_NAME * 3 + 16];
377 strcpy(szName, pRegSet->szPrefix);
378 char *pszReg = strchr(szName, '\0');
379 *pszReg++ = '.';
380
381 /* Array parallel to the descriptors. */
382 int rc = VINF_SUCCESS;
383 PDBGFREGLOOKUP pLookupRec = &pRegSet->paLookupRecs[0];
384 for (iDesc = 0; paRegisters[iDesc].pszName != NULL && RT_SUCCESS(rc); iDesc++)
385 {
386 strcpy(pszReg, paRegisters[iDesc].pszName);
387 pLookupRec->Core.pszString = MMR3HeapStrDupU(pUVM, MM_TAG_DBGF_REG, szName);
388 if (!pLookupRec->Core.pszString)
389 rc = VERR_NO_STR_MEMORY;
390 pLookupRec->pSet = pRegSet;
391 pLookupRec->pDesc = &paRegisters[iDesc];
392 pLookupRec->pAlias = NULL;
393 pLookupRec->pSubField = NULL;
394 pLookupRec++;
395 }
396
397 /* Aliases and sub-fields. */
398 for (iDesc = 0; paRegisters[iDesc].pszName != NULL && RT_SUCCESS(rc); iDesc++)
399 {
400 PCDBGFREGALIAS pCurAlias = NULL; /* first time we add sub-fields for the real name. */
401 PCDBGFREGALIAS pNextAlias = paRegisters[iDesc].paAliases;
402 const char *pszRegName = paRegisters[iDesc].pszName;
403 while (RT_SUCCESS(rc))
404 {
405 /* Add sub-field records. */
406 PCDBGFREGSUBFIELD paSubFields = paRegisters[iDesc].paSubFields;
407 if (paSubFields)
408 {
409 size_t cchReg = strlen(pszRegName);
410 memcpy(pszReg, pszRegName, cchReg);
411 char *pszSub = &pszReg[cchReg];
412 *pszSub++ = '.';
413 for (uint32_t iSubField = 0; paSubFields[iSubField].pszName && RT_SUCCESS(rc); iSubField++)
414 {
415 strcpy(pszSub, paSubFields[iSubField].pszName);
416 pLookupRec->Core.pszString = MMR3HeapStrDupU(pUVM, MM_TAG_DBGF_REG, szName);
417 if (!pLookupRec->Core.pszString)
418 rc = VERR_NO_STR_MEMORY;
419 pLookupRec->pSet = pRegSet;
420 pLookupRec->pDesc = &paRegisters[iDesc];
421 pLookupRec->pAlias = pCurAlias;
422 pLookupRec->pSubField = &paSubFields[iSubField];
423 pLookupRec++;
424 }
425 }
426
427 /* Advance to the next alias. */
428 pCurAlias = pNextAlias++;
429 if (!pCurAlias)
430 break;
431 pszRegName = pCurAlias->pszName;
432 if (!pszRegName)
433 break;
434
435 /* The alias record. */
436 strcpy(pszReg, pszRegName);
437 pLookupRec->Core.pszString = MMR3HeapStrDupU(pUVM, MM_TAG_DBGF_REG, szName);
438 if (!pLookupRec->Core.pszString)
439 rc = VERR_NO_STR_MEMORY;
440 pLookupRec->pSet = pRegSet;
441 pLookupRec->pDesc = &paRegisters[iDesc];
442 pLookupRec->pAlias = pCurAlias;
443 pLookupRec->pSubField = NULL;
444 pLookupRec++;
445 }
446 }
447 Assert(pLookupRec == &pRegSet->paLookupRecs[pRegSet->cLookupRecs]);
448
449 if (RT_SUCCESS(rc))
450 {
451 /*
452 * Insert the record into the register set string space and optionally into
453 * the CPU register set cache.
454 */
455 DBGF_REG_DB_LOCK_WRITE(pUVM);
456
457 bool fInserted = RTStrSpaceInsert(&pUVM->dbgf.s.RegSetSpace, &pRegSet->Core);
458 if (fInserted)
459 {
460 pUVM->dbgf.s.cRegs += pRegSet->cDescs;
461 if (enmType == DBGFREGSETTYPE_CPU)
462 {
463 if (pRegSet->cDescs > DBGFREG_ALL_COUNT)
464 pUVM->dbgf.s.cRegs -= pRegSet->cDescs - DBGFREG_ALL_COUNT;
465 if (!strcmp(pszPrefix, "cpu"))
466 pUVM->aCpus[iInstance].dbgf.s.pGuestRegSet = pRegSet;
467 else
468 pUVM->aCpus[iInstance].dbgf.s.pHyperRegSet = pRegSet;
469 }
470
471 PDBGFREGLOOKUP paLookupRecs = pRegSet->paLookupRecs;
472 uint32_t iLookupRec = pRegSet->cLookupRecs;
473 while (iLookupRec-- > 0)
474 {
475 bool fInserted2 = RTStrSpaceInsert(&pUVM->dbgf.s.RegSpace, &paLookupRecs[iLookupRec].Core);
476 AssertMsg(fInserted2, ("'%s'", paLookupRecs[iLookupRec].Core.pszString)); NOREF(fInserted2);
477 }
478
479 DBGF_REG_DB_UNLOCK_WRITE(pUVM);
480 return VINF_SUCCESS;
481 }
482
483 DBGF_REG_DB_UNLOCK_WRITE(pUVM);
484 rc = VERR_DUPLICATE;
485 }
486
487 /*
488 * Bail out.
489 */
490 for (uint32_t i = 0; i < pRegSet->cLookupRecs; i++)
491 MMR3HeapFree((char *)pRegSet->paLookupRecs[i].Core.pszString);
492 MMR3HeapFree(pRegSet);
493
494 return rc;
495}
496
497
498/**
499 * Registers a set of registers for a CPU.
500 *
501 * @returns VBox status code.
502 * @param pVM The cross context VM structure.
503 * @param pVCpu The cross context virtual CPU structure.
504 * @param paRegisters The register descriptors.
505 * @param fGuestRegs Set if it's the guest registers, clear if
506 * hypervisor registers.
507 */
508VMMR3_INT_DECL(int) DBGFR3RegRegisterCpu(PVM pVM, PVMCPU pVCpu, PCDBGFREGDESC paRegisters, bool fGuestRegs)
509{
510 PUVM pUVM = pVM->pUVM;
511 if (!pUVM->dbgf.s.fRegDbInitialized)
512 {
513 int rc = dbgfR3RegInit(pUVM);
514 if (RT_FAILURE(rc))
515 return rc;
516 }
517
518 return dbgfR3RegRegisterCommon(pUVM, paRegisters, DBGFREGSETTYPE_CPU, pVCpu,
519 fGuestRegs ? "cpu" : "hypercpu", pVCpu->idCpu);
520}
521
522
523/**
524 * Registers a set of registers for a device.
525 *
526 * @returns VBox status code.
527 * @param pVM The cross context VM structure.
528 * @param paRegisters The register descriptors.
529 * @param pDevIns The device instance. This will be the callback user
530 * argument.
531 * @param pszPrefix The device name.
532 * @param iInstance The device instance.
533 */
534VMMR3_INT_DECL(int) DBGFR3RegRegisterDevice(PVM pVM, PCDBGFREGDESC paRegisters, PPDMDEVINS pDevIns,
535 const char *pszPrefix, uint32_t iInstance)
536{
537 AssertPtrReturn(paRegisters, VERR_INVALID_POINTER);
538 AssertPtrReturn(pDevIns, VERR_INVALID_POINTER);
539 AssertPtrReturn(pszPrefix, VERR_INVALID_POINTER);
540
541 return dbgfR3RegRegisterCommon(pVM->pUVM, paRegisters, DBGFREGSETTYPE_DEVICE, pDevIns, pszPrefix, iInstance);
542}
543
544
545/**
546 * Clears the register value variable.
547 *
548 * @param pValue The variable to clear.
549 */
550DECLINLINE(void) dbgfR3RegValClear(PDBGFREGVAL pValue)
551{
552 pValue->au64[0] = 0;
553 pValue->au64[1] = 0;
554 pValue->au64[2] = 0;
555 pValue->au64[3] = 0;
556 pValue->au64[4] = 0;
557 pValue->au64[5] = 0;
558 pValue->au64[6] = 0;
559 pValue->au64[7] = 0;
560}
561
562
563/**
564 * Sets a 80-bit floating point variable to a 64-bit unsigned interger value.
565 *
566 * @param pValue The value.
567 * @param u64 The integer value.
568 */
569DECLINLINE(void) dbgfR3RegValR80SetU64(PDBGFREGVAL pValue, uint64_t u64)
570{
571 /** @todo fixme */
572 pValue->r80.s.fSign = 0;
573 pValue->r80.s.uExponent = 16383;
574 pValue->r80.s.u64Mantissa = u64;
575}
576
577
578/**
579 * Sets a 80-bit floating point variable to a 64-bit unsigned interger value.
580 *
581 * @param pValue The value.
582 * @param u128 The integer value.
583 */
584DECLINLINE(void) dbgfR3RegValR80SetU128(PDBGFREGVAL pValue, RTUINT128U u128)
585{
586 /** @todo fixme */
587 pValue->r80.s.fSign = 0;
588 pValue->r80.s.uExponent = 16383;
589 pValue->r80.s.u64Mantissa = u128.s.Lo;
590}
591
592
593/**
594 * Get a 80-bit floating point variable as a 64-bit unsigned integer.
595 *
596 * @returns 64-bit unsigned integer.
597 * @param pValue The value.
598 */
599DECLINLINE(uint64_t) dbgfR3RegValR80GetU64(PCDBGFREGVAL pValue)
600{
601 /** @todo stupid, stupid MSC. */
602 return pValue->r80.s.u64Mantissa;
603}
604
605
606/**
607 * Get a 80-bit floating point variable as a 128-bit unsigned integer.
608 *
609 * @returns 128-bit unsigned integer.
610 * @param pValue The value.
611 */
612DECLINLINE(RTUINT128U) dbgfR3RegValR80GetU128(PCDBGFREGVAL pValue)
613{
614 /** @todo stupid, stupid MSC. */
615 RTUINT128U uRet;
616#if 0
617 uRet.s.Lo = (uint64_t)InVal.lrd;
618 uRet.s.Hi = (uint64_t)InVal.lrd / _4G / _4G;
619#else
620 uRet.s.Lo = pValue->r80.s.u64Mantissa;
621 uRet.s.Hi = 0;
622#endif
623 return uRet;
624}
625
626
627/**
628 * Performs a cast between register value types.
629 *
630 * @retval VINF_SUCCESS
631 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
632 * @retval VINF_DBGF_TRUNCATED_REGISTER
633 * @retval VERR_DBGF_UNSUPPORTED_CAST
634 *
635 * @param pValue The value to cast (input + output).
636 * @param enmFromType The input value.
637 * @param enmToType The desired output value.
638 */
639static int dbgfR3RegValCast(PDBGFREGVAL pValue, DBGFREGVALTYPE enmFromType, DBGFREGVALTYPE enmToType)
640{
641 DBGFREGVAL const InVal = *pValue;
642 dbgfR3RegValClear(pValue);
643
644 /* Note! No default cases here as gcc warnings about missing enum values
645 are desired. */
646 switch (enmFromType)
647 {
648 case DBGFREGVALTYPE_U8:
649 switch (enmToType)
650 {
651 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u8; return VINF_SUCCESS;
652 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
653 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
654 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
655 case DBGFREGVALTYPE_U128: pValue->u128.s.Lo = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
656 case DBGFREGVALTYPE_U256: pValue->u256.Words.w0 = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
657 case DBGFREGVALTYPE_U512: pValue->u512.Words.w0 = InVal.u8; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
658 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU64(pValue, InVal.u8); return VINF_DBGF_ZERO_EXTENDED_REGISTER;
659 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
660
661 case DBGFREGVALTYPE_32BIT_HACK:
662 case DBGFREGVALTYPE_END:
663 case DBGFREGVALTYPE_INVALID:
664 break;
665 }
666 break;
667
668 case DBGFREGVALTYPE_U16:
669 switch (enmToType)
670 {
671 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u16; return VINF_DBGF_TRUNCATED_REGISTER;
672 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u16; return VINF_SUCCESS;
673 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u16; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
674 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u16; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
675 case DBGFREGVALTYPE_U128: pValue->u128.s.Lo = InVal.u16; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
676 case DBGFREGVALTYPE_U256: pValue->u256.Words.w0 = InVal.u16; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
677 case DBGFREGVALTYPE_U512: pValue->u512.Words.w0 = InVal.u16; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
678 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU64(pValue, InVal.u16); return VINF_DBGF_ZERO_EXTENDED_REGISTER;
679 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
680
681 case DBGFREGVALTYPE_32BIT_HACK:
682 case DBGFREGVALTYPE_END:
683 case DBGFREGVALTYPE_INVALID:
684 break;
685 }
686 break;
687
688 case DBGFREGVALTYPE_U32:
689 switch (enmToType)
690 {
691 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u32; return VINF_DBGF_TRUNCATED_REGISTER;
692 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u32; return VINF_DBGF_TRUNCATED_REGISTER;
693 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u32; return VINF_SUCCESS;
694 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u32; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
695 case DBGFREGVALTYPE_U128: pValue->u128.s.Lo = InVal.u32; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
696 case DBGFREGVALTYPE_U256: pValue->u256.DWords.dw0 = InVal.u32; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
697 case DBGFREGVALTYPE_U512: pValue->u512.DWords.dw0 = InVal.u32; return VINF_DBGF_ZERO_EXTENDED_REGISTER;
698 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU64(pValue, InVal.u32); return VINF_DBGF_ZERO_EXTENDED_REGISTER;
699 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
700
701 case DBGFREGVALTYPE_32BIT_HACK:
702 case DBGFREGVALTYPE_END:
703 case DBGFREGVALTYPE_INVALID:
704 break;
705 }
706 break;
707
708 case DBGFREGVALTYPE_U64:
709 switch (enmToType)
710 {
711 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
712 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
713 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
714 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u64; return VINF_SUCCESS;
715 case DBGFREGVALTYPE_U128: pValue->u128.s.Lo = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
716 case DBGFREGVALTYPE_U256: pValue->u256.QWords.qw0 = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
717 case DBGFREGVALTYPE_U512: pValue->u512.QWords.qw0 = InVal.u64; return VINF_DBGF_TRUNCATED_REGISTER;
718 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU64(pValue, InVal.u64); return VINF_DBGF_TRUNCATED_REGISTER;
719 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
720
721 case DBGFREGVALTYPE_32BIT_HACK:
722 case DBGFREGVALTYPE_END:
723 case DBGFREGVALTYPE_INVALID:
724 break;
725 }
726 break;
727
728 case DBGFREGVALTYPE_U128:
729 switch (enmToType)
730 {
731 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u128.s.Lo; return VINF_DBGF_TRUNCATED_REGISTER;
732 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u128.s.Lo; return VINF_DBGF_TRUNCATED_REGISTER;
733 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u128.s.Lo; return VINF_DBGF_TRUNCATED_REGISTER;
734 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u128.s.Lo; return VINF_DBGF_TRUNCATED_REGISTER;
735 case DBGFREGVALTYPE_U128: pValue->u128 = InVal.u128; return VINF_SUCCESS;
736 case DBGFREGVALTYPE_U256: pValue->u256.DQWords.dqw0 = InVal.u128; return VINF_SUCCESS;
737 case DBGFREGVALTYPE_U512: pValue->u512.DQWords.dqw0 = InVal.u128; return VINF_SUCCESS;
738 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU128(pValue, InVal.u128); return VINF_DBGF_TRUNCATED_REGISTER;
739 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
740
741 case DBGFREGVALTYPE_32BIT_HACK:
742 case DBGFREGVALTYPE_END:
743 case DBGFREGVALTYPE_INVALID:
744 break;
745 }
746 break;
747
748 case DBGFREGVALTYPE_U256:
749 switch (enmToType)
750 {
751 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u256.Words.w0; return VINF_DBGF_TRUNCATED_REGISTER;
752 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u256.Words.w0; return VINF_DBGF_TRUNCATED_REGISTER;
753 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u256.DWords.dw0; return VINF_DBGF_TRUNCATED_REGISTER;
754 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u256.QWords.qw0; return VINF_DBGF_TRUNCATED_REGISTER;
755 case DBGFREGVALTYPE_U128: pValue->u128 = InVal.u256.DQWords.dqw0; return VINF_DBGF_TRUNCATED_REGISTER;
756 case DBGFREGVALTYPE_U256: pValue->u256 = InVal.u256; return VINF_SUCCESS;
757 case DBGFREGVALTYPE_U512: pValue->u512.OWords.ow0 = InVal.u256; return VINF_SUCCESS;
758 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU128(pValue, InVal.u256.DQWords.dqw0); return VINF_DBGF_TRUNCATED_REGISTER;
759 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
760
761 case DBGFREGVALTYPE_32BIT_HACK:
762 case DBGFREGVALTYPE_END:
763 case DBGFREGVALTYPE_INVALID:
764 break;
765 }
766 break;
767
768 case DBGFREGVALTYPE_U512:
769 switch (enmToType)
770 {
771 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.u512.Words.w0; return VINF_DBGF_TRUNCATED_REGISTER;
772 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.u512.Words.w0; return VINF_DBGF_TRUNCATED_REGISTER;
773 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.u512.DWords.dw0; return VINF_DBGF_TRUNCATED_REGISTER;
774 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.u512.QWords.qw0; return VINF_DBGF_TRUNCATED_REGISTER;
775 case DBGFREGVALTYPE_U128: pValue->u128 = InVal.u512.DQWords.dqw0; return VINF_DBGF_TRUNCATED_REGISTER;
776 case DBGFREGVALTYPE_U256: pValue->u256 = InVal.u512.OWords.ow0; return VINF_DBGF_TRUNCATED_REGISTER;
777 case DBGFREGVALTYPE_U512: pValue->u512 = InVal.u512; return VINF_SUCCESS;
778 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU128(pValue, InVal.u512.DQWords.dqw0); return VINF_DBGF_TRUNCATED_REGISTER;
779 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
780
781 case DBGFREGVALTYPE_32BIT_HACK:
782 case DBGFREGVALTYPE_END:
783 case DBGFREGVALTYPE_INVALID:
784 break;
785 }
786 break;
787
788 case DBGFREGVALTYPE_R80:
789 switch (enmToType)
790 {
791 case DBGFREGVALTYPE_U8: pValue->u8 = (uint8_t )dbgfR3RegValR80GetU64(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
792 case DBGFREGVALTYPE_U16: pValue->u16 = (uint16_t)dbgfR3RegValR80GetU64(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
793 case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)dbgfR3RegValR80GetU64(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
794 case DBGFREGVALTYPE_U64: pValue->u64 = (uint64_t)dbgfR3RegValR80GetU64(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
795 case DBGFREGVALTYPE_U128: pValue->u128 = dbgfR3RegValR80GetU128(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
796 case DBGFREGVALTYPE_U256: pValue->u256.DQWords.dqw0 = dbgfR3RegValR80GetU128(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
797 case DBGFREGVALTYPE_U512: pValue->u512.DQWords.dqw0 = dbgfR3RegValR80GetU128(&InVal); return VINF_DBGF_TRUNCATED_REGISTER;
798 case DBGFREGVALTYPE_R80: pValue->r80 = InVal.r80; return VINF_SUCCESS;
799 case DBGFREGVALTYPE_DTR: return VERR_DBGF_UNSUPPORTED_CAST;
800
801 case DBGFREGVALTYPE_32BIT_HACK:
802 case DBGFREGVALTYPE_END:
803 case DBGFREGVALTYPE_INVALID:
804 break;
805 }
806 break;
807
808 case DBGFREGVALTYPE_DTR:
809 switch (enmToType)
810 {
811 case DBGFREGVALTYPE_U8: pValue->u8 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
812 case DBGFREGVALTYPE_U16: pValue->u16 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
813 case DBGFREGVALTYPE_U32: pValue->u32 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
814 case DBGFREGVALTYPE_U64: pValue->u64 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
815 case DBGFREGVALTYPE_U128: pValue->u128.s.Lo = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
816 case DBGFREGVALTYPE_U256: pValue->u256.QWords.qw0 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
817 case DBGFREGVALTYPE_U512: pValue->u512.QWords.qw0 = InVal.dtr.u64Base; return VINF_DBGF_TRUNCATED_REGISTER;
818 case DBGFREGVALTYPE_R80: dbgfR3RegValR80SetU64(pValue, InVal.dtr.u64Base); return VINF_DBGF_TRUNCATED_REGISTER;
819 case DBGFREGVALTYPE_DTR: pValue->dtr = InVal.dtr; return VINF_SUCCESS;
820
821 case DBGFREGVALTYPE_32BIT_HACK:
822 case DBGFREGVALTYPE_END:
823 case DBGFREGVALTYPE_INVALID:
824 break;
825 }
826 break;
827
828 case DBGFREGVALTYPE_INVALID:
829 case DBGFREGVALTYPE_END:
830 case DBGFREGVALTYPE_32BIT_HACK:
831 break;
832 }
833
834 AssertMsgFailed(("%d / %d\n", enmFromType, enmToType));
835 return VERR_DBGF_UNSUPPORTED_CAST;
836}
837
838
839/**
840 * Worker for the CPU register queries.
841 *
842 * @returns VBox status code.
843 * @retval VINF_SUCCESS
844 * @retval VERR_INVALID_VM_HANDLE
845 * @retval VERR_INVALID_CPU_ID
846 * @retval VERR_DBGF_REGISTER_NOT_FOUND
847 * @retval VERR_DBGF_UNSUPPORTED_CAST
848 * @retval VINF_DBGF_TRUNCATED_REGISTER
849 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
850 *
851 * @param pUVM The user mode VM handle.
852 * @param idCpu The virtual CPU ID.
853 * @param enmReg The register to query.
854 * @param enmType The desired return type.
855 * @param fGuestRegs Query guest CPU registers if set (true),
856 * hypervisor CPU registers if clear (false).
857 * @param pValue Where to return the register value.
858 */
859static DECLCALLBACK(int) dbgfR3RegCpuQueryWorkerOnCpu(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, DBGFREGVALTYPE enmType,
860 bool fGuestRegs, PDBGFREGVAL pValue)
861{
862 int rc = VINF_SUCCESS;
863 DBGF_REG_DB_LOCK_READ(pUVM);
864
865 /*
866 * Look up the register set of the specified CPU.
867 */
868 PDBGFREGSET pSet = fGuestRegs
869 ? pUVM->aCpus[idCpu].dbgf.s.pGuestRegSet
870 : pUVM->aCpus[idCpu].dbgf.s.pHyperRegSet;
871 if (RT_LIKELY(pSet))
872 {
873 /*
874 * Look up the register and get the register value.
875 */
876 if (RT_LIKELY(pSet->cDescs > (size_t)enmReg))
877 {
878 PCDBGFREGDESC pDesc = &pSet->paDescs[enmReg];
879
880 pValue->au64[0] = pValue->au64[1] = 0;
881 rc = pDesc->pfnGet(pSet->uUserArg.pv, pDesc, pValue);
882 if (RT_SUCCESS(rc))
883 {
884 /*
885 * Do the cast if the desired return type doesn't match what
886 * the getter returned.
887 */
888 if (pDesc->enmType == enmType)
889 rc = VINF_SUCCESS;
890 else
891 rc = dbgfR3RegValCast(pValue, pDesc->enmType, enmType);
892 }
893 }
894 else
895 rc = VERR_DBGF_REGISTER_NOT_FOUND;
896 }
897 else
898 rc = VERR_INVALID_CPU_ID;
899
900 DBGF_REG_DB_UNLOCK_READ(pUVM);
901 return rc;
902}
903
904
905/**
906 * Internal worker for the CPU register query functions.
907 *
908 * @returns VBox status code.
909 * @retval VINF_SUCCESS
910 * @retval VERR_INVALID_VM_HANDLE
911 * @retval VERR_INVALID_CPU_ID
912 * @retval VERR_DBGF_REGISTER_NOT_FOUND
913 * @retval VERR_DBGF_UNSUPPORTED_CAST
914 * @retval VINF_DBGF_TRUNCATED_REGISTER
915 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
916 *
917 * @param pUVM The user mode VM handle.
918 * @param idCpu The virtual CPU ID. Can be OR'ed with
919 * DBGFREG_HYPER_VMCPUID.
920 * @param enmReg The register to query.
921 * @param enmType The desired return type.
922 * @param pValue Where to return the register value.
923 */
924static int dbgfR3RegCpuQueryWorker(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, DBGFREGVALTYPE enmType, PDBGFREGVAL pValue)
925{
926 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
927 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
928 AssertMsgReturn(enmReg >= DBGFREG_AL && enmReg <= DBGFREG_END, ("%d\n", enmReg), VERR_INVALID_PARAMETER);
929
930 bool const fGuestRegs = !(idCpu & DBGFREG_HYPER_VMCPUID);
931 idCpu &= ~DBGFREG_HYPER_VMCPUID;
932 AssertReturn(idCpu < pUVM->cCpus, VERR_INVALID_CPU_ID);
933
934 return VMR3ReqPriorityCallWaitU(pUVM, idCpu, (PFNRT)dbgfR3RegCpuQueryWorkerOnCpu, 6,
935 pUVM, idCpu, enmReg, enmType, fGuestRegs, pValue);
936}
937
938
939/**
940 * Queries a 8-bit CPU register value.
941 *
942 * @retval VINF_SUCCESS
943 * @retval VERR_INVALID_VM_HANDLE
944 * @retval VERR_INVALID_CPU_ID
945 * @retval VERR_DBGF_REGISTER_NOT_FOUND
946 * @retval VERR_DBGF_UNSUPPORTED_CAST
947 * @retval VINF_DBGF_TRUNCATED_REGISTER
948 *
949 * @param pUVM The user mode VM handle.
950 * @param idCpu The target CPU ID. Can be OR'ed with
951 * DBGFREG_HYPER_VMCPUID.
952 * @param enmReg The register that's being queried.
953 * @param pu8 Where to store the register value.
954 */
955VMMR3DECL(int) DBGFR3RegCpuQueryU8(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, uint8_t *pu8)
956{
957 DBGFREGVAL Value;
958 int rc = dbgfR3RegCpuQueryWorker(pUVM, idCpu, enmReg, DBGFREGVALTYPE_U8, &Value);
959 if (RT_SUCCESS(rc))
960 *pu8 = Value.u8;
961 else
962 *pu8 = 0;
963 return rc;
964}
965
966
967/**
968 * Queries a 16-bit CPU register value.
969 *
970 * @retval VINF_SUCCESS
971 * @retval VERR_INVALID_VM_HANDLE
972 * @retval VERR_INVALID_CPU_ID
973 * @retval VERR_DBGF_REGISTER_NOT_FOUND
974 * @retval VERR_DBGF_UNSUPPORTED_CAST
975 * @retval VINF_DBGF_TRUNCATED_REGISTER
976 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
977 *
978 * @param pUVM The user mode VM handle.
979 * @param idCpu The target CPU ID. Can be OR'ed with
980 * DBGFREG_HYPER_VMCPUID.
981 * @param enmReg The register that's being queried.
982 * @param pu16 Where to store the register value.
983 */
984VMMR3DECL(int) DBGFR3RegCpuQueryU16(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, uint16_t *pu16)
985{
986 DBGFREGVAL Value;
987 int rc = dbgfR3RegCpuQueryWorker(pUVM, idCpu, enmReg, DBGFREGVALTYPE_U16, &Value);
988 if (RT_SUCCESS(rc))
989 *pu16 = Value.u16;
990 else
991 *pu16 = 0;
992 return rc;
993}
994
995
996/**
997 * Queries a 32-bit CPU register value.
998 *
999 * @retval VINF_SUCCESS
1000 * @retval VERR_INVALID_VM_HANDLE
1001 * @retval VERR_INVALID_CPU_ID
1002 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1003 * @retval VERR_DBGF_UNSUPPORTED_CAST
1004 * @retval VINF_DBGF_TRUNCATED_REGISTER
1005 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1006 *
1007 * @param pUVM The user mode VM handle.
1008 * @param idCpu The target CPU ID. Can be OR'ed with
1009 * DBGFREG_HYPER_VMCPUID.
1010 * @param enmReg The register that's being queried.
1011 * @param pu32 Where to store the register value.
1012 */
1013VMMR3DECL(int) DBGFR3RegCpuQueryU32(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, uint32_t *pu32)
1014{
1015 DBGFREGVAL Value;
1016 int rc = dbgfR3RegCpuQueryWorker(pUVM, idCpu, enmReg, DBGFREGVALTYPE_U32, &Value);
1017 if (RT_SUCCESS(rc))
1018 *pu32 = Value.u32;
1019 else
1020 *pu32 = 0;
1021 return rc;
1022}
1023
1024
1025/**
1026 * Queries a 64-bit CPU register value.
1027 *
1028 * @retval VINF_SUCCESS
1029 * @retval VERR_INVALID_VM_HANDLE
1030 * @retval VERR_INVALID_CPU_ID
1031 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1032 * @retval VERR_DBGF_UNSUPPORTED_CAST
1033 * @retval VINF_DBGF_TRUNCATED_REGISTER
1034 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1035 *
1036 * @param pUVM The user mode VM handle.
1037 * @param idCpu The target CPU ID. Can be OR'ed with
1038 * DBGFREG_HYPER_VMCPUID.
1039 * @param enmReg The register that's being queried.
1040 * @param pu64 Where to store the register value.
1041 */
1042VMMR3DECL(int) DBGFR3RegCpuQueryU64(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, uint64_t *pu64)
1043{
1044 DBGFREGVAL Value;
1045 int rc = dbgfR3RegCpuQueryWorker(pUVM, idCpu, enmReg, DBGFREGVALTYPE_U64, &Value);
1046 if (RT_SUCCESS(rc))
1047 *pu64 = Value.u64;
1048 else
1049 *pu64 = 0;
1050 return rc;
1051}
1052
1053
1054/**
1055 * Queries a descriptor table register value.
1056 *
1057 * @retval VINF_SUCCESS
1058 * @retval VERR_INVALID_VM_HANDLE
1059 * @retval VERR_INVALID_CPU_ID
1060 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1061 * @retval VERR_DBGF_UNSUPPORTED_CAST
1062 * @retval VINF_DBGF_TRUNCATED_REGISTER
1063 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1064 *
1065 * @param pUVM The user mode VM handle.
1066 * @param idCpu The target CPU ID. Can be OR'ed with
1067 * DBGFREG_HYPER_VMCPUID.
1068 * @param enmReg The register that's being queried.
1069 * @param pu64Base Where to store the register base value.
1070 * @param pu16Limit Where to store the register limit value.
1071 */
1072VMMR3DECL(int) DBGFR3RegCpuQueryXdtr(PUVM pUVM, VMCPUID idCpu, DBGFREG enmReg, uint64_t *pu64Base, uint16_t *pu16Limit)
1073{
1074 DBGFREGVAL Value;
1075 int rc = dbgfR3RegCpuQueryWorker(pUVM, idCpu, enmReg, DBGFREGVALTYPE_DTR, &Value);
1076 if (RT_SUCCESS(rc))
1077 {
1078 *pu64Base = Value.dtr.u64Base;
1079 *pu16Limit = Value.dtr.u32Limit;
1080 }
1081 else
1082 {
1083 *pu64Base = 0;
1084 *pu16Limit = 0;
1085 }
1086 return rc;
1087}
1088
1089
1090#if 0 /* rewrite / remove */
1091
1092/**
1093 * Wrapper around CPUMQueryGuestMsr for dbgfR3RegCpuQueryBatchWorker.
1094 *
1095 * @retval VINF_SUCCESS
1096 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1097 *
1098 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
1099 * @param pReg The where to store the register value and
1100 * size.
1101 * @param idMsr The MSR to get.
1102 */
1103static void dbgfR3RegGetMsrBatch(PVMCPU pVCpu, PDBGFREGENTRY pReg, uint32_t idMsr)
1104{
1105 pReg->enmType = DBGFREGVALTYPE_U64;
1106 int rc = CPUMQueryGuestMsr(pVCpu, idMsr, &pReg->Val.u64);
1107 if (RT_FAILURE(rc))
1108 {
1109 AssertMsg(rc == VERR_CPUM_RAISE_GP_0, ("%Rrc\n", rc));
1110 pReg->Val.u64 = 0;
1111 }
1112}
1113
1114
1115static DECLCALLBACK(int) dbgfR3RegCpuQueryBatchWorker(PUVM pUVM, VMCPUID idCpu, PDBGFREGENTRY paRegs, size_t cRegs)
1116{
1117#if 0
1118 PVMCPU pVCpu = &pUVM->pVM->aCpus[idCpu];
1119 PCCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1120
1121 PDBGFREGENTRY pReg = paRegs - 1;
1122 while (cRegs-- > 0)
1123 {
1124 pReg++;
1125 pReg->Val.au64[0] = 0;
1126 pReg->Val.au64[1] = 0;
1127
1128 DBGFREG const enmReg = pReg->enmReg;
1129 AssertMsgReturn(enmReg >= 0 && enmReg <= DBGFREG_END, ("%d (%#x)\n", enmReg, enmReg), VERR_DBGF_REGISTER_NOT_FOUND);
1130 if (enmReg != DBGFREG_END)
1131 {
1132 PCDBGFREGDESC pDesc = &g_aDbgfRegDescs[enmReg];
1133 if (!pDesc->pfnGet)
1134 {
1135 PCRTUINT128U pu = (PCRTUINT128U)((uintptr_t)pCtx + pDesc->offCtx);
1136 pReg->enmType = pDesc->enmType;
1137 switch (pDesc->enmType)
1138 {
1139 case DBGFREGVALTYPE_U8: pReg->Val.u8 = pu->au8[0]; break;
1140 case DBGFREGVALTYPE_U16: pReg->Val.u16 = pu->au16[0]; break;
1141 case DBGFREGVALTYPE_U32: pReg->Val.u32 = pu->au32[0]; break;
1142 case DBGFREGVALTYPE_U64: pReg->Val.u64 = pu->au64[0]; break;
1143 case DBGFREGVALTYPE_U128:
1144 pReg->Val.au64[0] = pu->au64[0];
1145 pReg->Val.au64[1] = pu->au64[1];
1146 break;
1147 case DBGFREGVALTYPE_R80:
1148 pReg->Val.au64[0] = pu->au64[0];
1149 pReg->Val.au16[5] = pu->au16[5];
1150 break;
1151 default:
1152 AssertMsgFailedReturn(("%s %d\n", pDesc->pszName, pDesc->enmType), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
1153 }
1154 }
1155 else
1156 {
1157 int rc = pDesc->pfnGet(pVCpu, pDesc, pCtx, &pReg->Val.u);
1158 if (RT_FAILURE(rc))
1159 return rc;
1160 }
1161 }
1162 }
1163 return VINF_SUCCESS;
1164#else
1165 return VERR_NOT_IMPLEMENTED;
1166#endif
1167}
1168
1169
1170/**
1171 * Query a batch of registers.
1172 *
1173 * @retval VINF_SUCCESS
1174 * @retval VERR_INVALID_VM_HANDLE
1175 * @retval VERR_INVALID_CPU_ID
1176 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1177 *
1178 * @param pUVM The user mode VM handle.
1179 * @param idCpu The target CPU ID. Can be OR'ed with
1180 * DBGFREG_HYPER_VMCPUID.
1181 * @param paRegs Pointer to an array of @a cRegs elements. On
1182 * input the enmReg members indicates which
1183 * registers to query. On successful return the
1184 * other members are set. DBGFREG_END can be used
1185 * as a filler.
1186 * @param cRegs The number of entries in @a paRegs.
1187 */
1188VMMR3DECL(int) DBGFR3RegCpuQueryBatch(PUVM pUVM, VMCPUID idCpu, PDBGFREGENTRY paRegs, size_t cRegs)
1189{
1190 UVM_ASSERT_VALID_EXT_RETURN(pUVM, NULL);
1191 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, NULL);
1192 AssertReturn(idCpu < pUVM->cCpus, VERR_INVALID_CPU_ID);
1193 if (!cRegs)
1194 return VINF_SUCCESS;
1195 AssertReturn(cRegs < _1M, VERR_OUT_OF_RANGE);
1196 AssertPtrReturn(paRegs, VERR_INVALID_POINTER);
1197 size_t iReg = cRegs;
1198 while (iReg-- > 0)
1199 {
1200 DBGFREG enmReg = paRegs[iReg].enmReg;
1201 AssertMsgReturn(enmReg < DBGFREG_END && enmReg >= DBGFREG_AL, ("%d (%#x)", enmReg, enmReg), VERR_DBGF_REGISTER_NOT_FOUND);
1202 }
1203
1204 return VMR3ReqCallWaitU(pUVM, idCpu, (PFNRT)dbgfR3RegCpuQueryBatchWorker, 4, pUVM, idCpu, paRegs, cRegs);
1205}
1206
1207
1208/**
1209 * Query all registers for a Virtual CPU.
1210 *
1211 * @retval VINF_SUCCESS
1212 * @retval VERR_INVALID_VM_HANDLE
1213 * @retval VERR_INVALID_CPU_ID
1214 *
1215 * @param pUVM The user mode VM handle.
1216 * @param idCpu The target CPU ID. Can be OR'ed with
1217 * DBGFREG_HYPER_VMCPUID.
1218 * @param paRegs Pointer to an array of @a cRegs elements.
1219 * These will be filled with the CPU register
1220 * values. Overflowing entries will be set to
1221 * DBGFREG_END. The returned registers can be
1222 * accessed by using the DBGFREG values as index.
1223 * @param cRegs The number of entries in @a paRegs. The
1224 * recommended value is DBGFREG_ALL_COUNT.
1225 */
1226VMMR3DECL(int) DBGFR3RegCpuQueryAll(PUVM pUVM, VMCPUID idCpu, PDBGFREGENTRY paRegs, size_t cRegs)
1227{
1228 /*
1229 * Validate input.
1230 */
1231 UVM_ASSERT_VALID_EXT_RETURN(pUVM, NULL);
1232 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, NULL);
1233 AssertReturn(idCpu < pUVM->cCpus, VERR_INVALID_CPU_ID);
1234 if (!cRegs)
1235 return VINF_SUCCESS;
1236 AssertReturn(cRegs < _1M, VERR_OUT_OF_RANGE);
1237 AssertPtrReturn(paRegs, VERR_INVALID_POINTER);
1238
1239 /*
1240 * Convert it into a batch query (lazy bird).
1241 */
1242 unsigned iReg = 0;
1243 while (iReg < cRegs && iReg < DBGFREG_ALL_COUNT)
1244 {
1245 paRegs[iReg].enmReg = (DBGFREG)iReg;
1246 iReg++;
1247 }
1248 while (iReg < cRegs)
1249 paRegs[iReg++].enmReg = DBGFREG_END;
1250
1251 return VMR3ReqCallWaitU(pUVM, idCpu, (PFNRT)dbgfR3RegCpuQueryBatchWorker, 4, pUVM, idCpu, paRegs, cRegs);
1252}
1253
1254#endif /* rewrite or remove? */
1255
1256/**
1257 * Gets the name of a register.
1258 *
1259 * @returns Pointer to read-only register name (lower case). NULL if the
1260 * parameters are invalid.
1261 *
1262 * @param pUVM The user mode VM handle.
1263 * @param enmReg The register identifier.
1264 * @param enmType The register type. This is for sort out
1265 * aliases. Pass DBGFREGVALTYPE_INVALID to get
1266 * the standard name.
1267 */
1268VMMR3DECL(const char *) DBGFR3RegCpuName(PUVM pUVM, DBGFREG enmReg, DBGFREGVALTYPE enmType)
1269{
1270 AssertReturn(enmReg >= DBGFREG_AL && enmReg < DBGFREG_END, NULL);
1271 AssertReturn(enmType >= DBGFREGVALTYPE_INVALID && enmType < DBGFREGVALTYPE_END, NULL);
1272 UVM_ASSERT_VALID_EXT_RETURN(pUVM, NULL);
1273 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, NULL);
1274
1275 PCDBGFREGSET pSet = pUVM->aCpus[0].dbgf.s.pGuestRegSet;
1276 if (RT_UNLIKELY(!pSet))
1277 return NULL;
1278
1279 PCDBGFREGDESC pDesc = &pSet->paDescs[enmReg];
1280 PCDBGFREGALIAS pAlias = pDesc->paAliases;
1281 if ( pAlias
1282 && pDesc->enmType != enmType
1283 && enmType != DBGFREGVALTYPE_INVALID)
1284 {
1285 while (pAlias->pszName)
1286 {
1287 if (pAlias->enmType == enmType)
1288 return pAlias->pszName;
1289 pAlias++;
1290 }
1291 }
1292
1293 return pDesc->pszName;
1294}
1295
1296
1297/**
1298 * Fold the string to lower case and copy it into the destination buffer.
1299 *
1300 * @returns Number of folder characters, -1 on overflow.
1301 * @param pszSrc The source string.
1302 * @param cchSrc How much to fold and copy.
1303 * @param pszDst The output buffer.
1304 * @param cbDst The size of the output buffer.
1305 */
1306static ssize_t dbgfR3RegCopyToLower(const char *pszSrc, size_t cchSrc, char *pszDst, size_t cbDst)
1307{
1308 ssize_t cchFolded = 0;
1309 char ch;
1310 while (cchSrc-- > 0 && (ch = *pszSrc++))
1311 {
1312 if (RT_UNLIKELY(cbDst <= 1))
1313 return -1;
1314 cbDst--;
1315
1316 char chLower = RT_C_TO_LOWER(ch);
1317 cchFolded += chLower != ch;
1318 *pszDst++ = chLower;
1319 }
1320 if (RT_UNLIKELY(!cbDst))
1321 return -1;
1322 *pszDst = '\0';
1323 return cchFolded;
1324}
1325
1326
1327/**
1328 * Resolves the register name.
1329 *
1330 * @returns Lookup record.
1331 * @param pUVM The user mode VM handle.
1332 * @param idDefCpu The default CPU ID set.
1333 * @param pszReg The register name.
1334 * @param fGuestRegs Default to guest CPU registers if set, the
1335 * hypervisor CPU registers if clear.
1336 */
1337static PCDBGFREGLOOKUP dbgfR3RegResolve(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, bool fGuestRegs)
1338{
1339 DBGF_REG_DB_LOCK_READ(pUVM);
1340
1341 /* Try looking up the name without any case folding or cpu prefixing. */
1342 PRTSTRSPACE pRegSpace = &pUVM->dbgf.s.RegSpace;
1343 PCDBGFREGLOOKUP pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGet(pRegSpace, pszReg);
1344 if (!pLookupRec)
1345 {
1346 char szName[DBGF_REG_MAX_NAME * 4 + 16];
1347
1348 /* Lower case it and try again. */
1349 ssize_t cchFolded = dbgfR3RegCopyToLower(pszReg, RTSTR_MAX, szName, sizeof(szName) - DBGF_REG_MAX_NAME);
1350 if (cchFolded > 0)
1351 pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGet(pRegSpace, szName);
1352 if ( !pLookupRec
1353 && cchFolded >= 0
1354 && idDefCpu != VMCPUID_ANY)
1355 {
1356 /* Prefix it with the specified CPU set. */
1357 size_t cchCpuSet = RTStrPrintf(szName, sizeof(szName), fGuestRegs ? "cpu%u." : "hypercpu%u.", idDefCpu);
1358 dbgfR3RegCopyToLower(pszReg, RTSTR_MAX, &szName[cchCpuSet], sizeof(szName) - cchCpuSet);
1359 pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGet(pRegSpace, szName);
1360 }
1361 }
1362
1363 DBGF_REG_DB_UNLOCK_READ(pUVM);
1364 return pLookupRec;
1365}
1366
1367
1368/**
1369 * Validates the register name.
1370 *
1371 * @returns VBox status code.
1372 * @retval VINF_SUCCESS if the register was found.
1373 * @retval VERR_DBGF_REGISTER_NOT_FOUND if not found.
1374 *
1375 * @param pUVM The user mode VM handle.
1376 * @param idDefCpu The default CPU.
1377 * @param pszReg The registe name.
1378 */
1379VMMR3DECL(int) DBGFR3RegNmValidate(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg)
1380{
1381 /*
1382 * Validate input.
1383 */
1384 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
1385 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
1386 AssertReturn((idDefCpu & ~DBGFREG_HYPER_VMCPUID) < pUVM->cCpus || idDefCpu == VMCPUID_ANY, VERR_INVALID_CPU_ID);
1387 AssertPtrReturn(pszReg, VERR_INVALID_POINTER);
1388
1389 /*
1390 * Resolve the register.
1391 */
1392 bool fGuestRegs = true;
1393 if ((idDefCpu & DBGFREG_HYPER_VMCPUID) && idDefCpu != VMCPUID_ANY)
1394 {
1395 fGuestRegs = false;
1396 idDefCpu &= ~DBGFREG_HYPER_VMCPUID;
1397 }
1398
1399 PCDBGFREGLOOKUP pLookupRec = dbgfR3RegResolve(pUVM, idDefCpu, pszReg, fGuestRegs);
1400 if (!pLookupRec)
1401 return VERR_DBGF_REGISTER_NOT_FOUND;
1402 return VINF_SUCCESS;
1403}
1404
1405
1406/**
1407 * On CPU worker for the register queries, used by dbgfR3RegNmQueryWorker and
1408 * dbgfR3RegPrintfCbFormatNormal.
1409 *
1410 * @returns VBox status code.
1411 *
1412 * @param pUVM The user mode VM handle.
1413 * @param pLookupRec The register lookup record.
1414 * @param enmType The desired return type.
1415 * @param pValue Where to return the register value.
1416 * @param penmType Where to store the register value type.
1417 * Optional.
1418 */
1419static DECLCALLBACK(int) dbgfR3RegNmQueryWorkerOnCpu(PUVM pUVM, PCDBGFREGLOOKUP pLookupRec, DBGFREGVALTYPE enmType,
1420 PDBGFREGVAL pValue, PDBGFREGVALTYPE penmType)
1421{
1422 PCDBGFREGDESC pDesc = pLookupRec->pDesc;
1423 PCDBGFREGSET pSet = pLookupRec->pSet;
1424 PCDBGFREGSUBFIELD pSubField = pLookupRec->pSubField;
1425 DBGFREGVALTYPE enmValueType = pDesc->enmType;
1426 int rc;
1427
1428 NOREF(pUVM);
1429
1430 /*
1431 * Get the register or sub-field value.
1432 */
1433 dbgfR3RegValClear(pValue);
1434 if (!pSubField)
1435 {
1436 rc = pDesc->pfnGet(pSet->uUserArg.pv, pDesc, pValue);
1437 if ( pLookupRec->pAlias
1438 && pLookupRec->pAlias->enmType != enmValueType
1439 && RT_SUCCESS(rc))
1440 {
1441 rc = dbgfR3RegValCast(pValue, enmValueType, pLookupRec->pAlias->enmType);
1442 enmValueType = pLookupRec->pAlias->enmType;
1443 }
1444 }
1445 else
1446 {
1447 if (pSubField->pfnGet)
1448 {
1449 rc = pSubField->pfnGet(pSet->uUserArg.pv, pSubField, &pValue->u128);
1450 enmValueType = DBGFREGVALTYPE_U128;
1451 }
1452 else
1453 {
1454 rc = pDesc->pfnGet(pSet->uUserArg.pv, pDesc, pValue);
1455 if ( pLookupRec->pAlias
1456 && pLookupRec->pAlias->enmType != enmValueType
1457 && RT_SUCCESS(rc))
1458 {
1459 rc = dbgfR3RegValCast(pValue, enmValueType, pLookupRec->pAlias->enmType);
1460 enmValueType = pLookupRec->pAlias->enmType;
1461 }
1462 if (RT_SUCCESS(rc))
1463 {
1464 rc = dbgfR3RegValCast(pValue, enmValueType, DBGFREGVALTYPE_U128);
1465 if (RT_SUCCESS(rc))
1466 {
1467 RTUInt128AssignShiftLeft(&pValue->u128, -pSubField->iFirstBit);
1468 RTUInt128AssignAndNFirstBits(&pValue->u128, pSubField->cBits);
1469 if (pSubField->cShift)
1470 RTUInt128AssignShiftLeft(&pValue->u128, pSubField->cShift);
1471 }
1472 }
1473 }
1474 if (RT_SUCCESS(rc))
1475 {
1476 unsigned const cBits = pSubField->cBits + pSubField->cShift;
1477 if (cBits <= 8)
1478 enmValueType = DBGFREGVALTYPE_U8;
1479 else if (cBits <= 16)
1480 enmValueType = DBGFREGVALTYPE_U16;
1481 else if (cBits <= 32)
1482 enmValueType = DBGFREGVALTYPE_U32;
1483 else if (cBits <= 64)
1484 enmValueType = DBGFREGVALTYPE_U64;
1485 else
1486 enmValueType = DBGFREGVALTYPE_U128;
1487 rc = dbgfR3RegValCast(pValue, DBGFREGVALTYPE_U128, enmValueType);
1488 }
1489 }
1490 if (RT_SUCCESS(rc))
1491 {
1492 /*
1493 * Do the cast if the desired return type doesn't match what
1494 * the getter returned.
1495 */
1496 if ( enmValueType == enmType
1497 || enmType == DBGFREGVALTYPE_END)
1498 {
1499 rc = VINF_SUCCESS;
1500 if (penmType)
1501 *penmType = enmValueType;
1502 }
1503 else
1504 {
1505 rc = dbgfR3RegValCast(pValue, enmValueType, enmType);
1506 if (penmType)
1507 *penmType = RT_SUCCESS(rc) ? enmType : enmValueType;
1508 }
1509 }
1510
1511 return rc;
1512}
1513
1514
1515/**
1516 * Worker for the register queries.
1517 *
1518 * @returns VBox status code.
1519 * @retval VINF_SUCCESS
1520 * @retval VERR_INVALID_VM_HANDLE
1521 * @retval VERR_INVALID_CPU_ID
1522 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1523 * @retval VERR_DBGF_UNSUPPORTED_CAST
1524 * @retval VINF_DBGF_TRUNCATED_REGISTER
1525 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1526 *
1527 * @param pUVM The user mode VM handle.
1528 * @param idDefCpu The virtual CPU ID for the default CPU register
1529 * set. Can be OR'ed with DBGFREG_HYPER_VMCPUID.
1530 * @param pszReg The register to query.
1531 * @param enmType The desired return type.
1532 * @param pValue Where to return the register value.
1533 * @param penmType Where to store the register value type.
1534 * Optional.
1535 */
1536static int dbgfR3RegNmQueryWorker(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, DBGFREGVALTYPE enmType,
1537 PDBGFREGVAL pValue, PDBGFREGVALTYPE penmType)
1538{
1539 /*
1540 * Validate input.
1541 */
1542 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
1543 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
1544 AssertReturn((idDefCpu & ~DBGFREG_HYPER_VMCPUID) < pUVM->cCpus || idDefCpu == VMCPUID_ANY, VERR_INVALID_CPU_ID);
1545 AssertPtrReturn(pszReg, VERR_INVALID_POINTER);
1546
1547 Assert(enmType > DBGFREGVALTYPE_INVALID && enmType <= DBGFREGVALTYPE_END);
1548 AssertPtr(pValue);
1549
1550 /*
1551 * Resolve the register and call the getter on the relevant CPU.
1552 */
1553 bool fGuestRegs = true;
1554 if ((idDefCpu & DBGFREG_HYPER_VMCPUID) && idDefCpu != VMCPUID_ANY)
1555 {
1556 fGuestRegs = false;
1557 idDefCpu &= ~DBGFREG_HYPER_VMCPUID;
1558 }
1559 PCDBGFREGLOOKUP pLookupRec = dbgfR3RegResolve(pUVM, idDefCpu, pszReg, fGuestRegs);
1560 if (pLookupRec)
1561 {
1562 if (pLookupRec->pSet->enmType == DBGFREGSETTYPE_CPU)
1563 idDefCpu = pLookupRec->pSet->uUserArg.pVCpu->idCpu;
1564 else if (idDefCpu != VMCPUID_ANY)
1565 idDefCpu &= ~DBGFREG_HYPER_VMCPUID;
1566 return VMR3ReqPriorityCallWaitU(pUVM, idDefCpu, (PFNRT)dbgfR3RegNmQueryWorkerOnCpu, 5,
1567 pUVM, pLookupRec, enmType, pValue, penmType);
1568 }
1569 return VERR_DBGF_REGISTER_NOT_FOUND;
1570}
1571
1572
1573/**
1574 * Queries a descriptor table register value.
1575 *
1576 * @retval VINF_SUCCESS
1577 * @retval VERR_INVALID_VM_HANDLE
1578 * @retval VERR_INVALID_CPU_ID
1579 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1580 *
1581 * @param pUVM The user mode VM handle.
1582 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1583 * applicable. Can be OR'ed with
1584 * DBGFREG_HYPER_VMCPUID.
1585 * @param pszReg The register that's being queried. Except for
1586 * CPU registers, this must be on the form
1587 * "set.reg[.sub]".
1588 * @param pValue Where to store the register value.
1589 * @param penmType Where to store the register value type.
1590 */
1591VMMR3DECL(int) DBGFR3RegNmQuery(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, PDBGFREGVAL pValue, PDBGFREGVALTYPE penmType)
1592{
1593 return dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_END, pValue, penmType);
1594}
1595
1596
1597/**
1598 * Queries a 8-bit register value.
1599 *
1600 * @retval VINF_SUCCESS
1601 * @retval VERR_INVALID_VM_HANDLE
1602 * @retval VERR_INVALID_CPU_ID
1603 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1604 * @retval VERR_DBGF_UNSUPPORTED_CAST
1605 * @retval VINF_DBGF_TRUNCATED_REGISTER
1606 *
1607 * @param pUVM The user mode VM handle.
1608 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1609 * applicable. Can be OR'ed with
1610 * DBGFREG_HYPER_VMCPUID.
1611 * @param pszReg The register that's being queried. Except for
1612 * CPU registers, this must be on the form
1613 * "set.reg[.sub]".
1614 * @param pu8 Where to store the register value.
1615 */
1616VMMR3DECL(int) DBGFR3RegNmQueryU8(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, uint8_t *pu8)
1617{
1618 DBGFREGVAL Value;
1619 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_U8, &Value, NULL);
1620 if (RT_SUCCESS(rc))
1621 *pu8 = Value.u8;
1622 else
1623 *pu8 = 0;
1624 return rc;
1625}
1626
1627
1628/**
1629 * Queries a 16-bit register value.
1630 *
1631 * @retval VINF_SUCCESS
1632 * @retval VERR_INVALID_VM_HANDLE
1633 * @retval VERR_INVALID_CPU_ID
1634 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1635 * @retval VERR_DBGF_UNSUPPORTED_CAST
1636 * @retval VINF_DBGF_TRUNCATED_REGISTER
1637 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1638 *
1639 * @param pUVM The user mode VM handle.
1640 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1641 * applicable. Can be OR'ed with
1642 * DBGFREG_HYPER_VMCPUID.
1643 * @param pszReg The register that's being queried. Except for
1644 * CPU registers, this must be on the form
1645 * "set.reg[.sub]".
1646 * @param pu16 Where to store the register value.
1647 */
1648VMMR3DECL(int) DBGFR3RegNmQueryU16(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, uint16_t *pu16)
1649{
1650 DBGFREGVAL Value;
1651 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_U16, &Value, NULL);
1652 if (RT_SUCCESS(rc))
1653 *pu16 = Value.u16;
1654 else
1655 *pu16 = 0;
1656 return rc;
1657}
1658
1659
1660/**
1661 * Queries a 32-bit register value.
1662 *
1663 * @retval VINF_SUCCESS
1664 * @retval VERR_INVALID_VM_HANDLE
1665 * @retval VERR_INVALID_CPU_ID
1666 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1667 * @retval VERR_DBGF_UNSUPPORTED_CAST
1668 * @retval VINF_DBGF_TRUNCATED_REGISTER
1669 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1670 *
1671 * @param pUVM The user mode VM handle.
1672 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1673 * applicable. Can be OR'ed with
1674 * DBGFREG_HYPER_VMCPUID.
1675 * @param pszReg The register that's being queried. Except for
1676 * CPU registers, this must be on the form
1677 * "set.reg[.sub]".
1678 * @param pu32 Where to store the register value.
1679 */
1680VMMR3DECL(int) DBGFR3RegNmQueryU32(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, uint32_t *pu32)
1681{
1682 DBGFREGVAL Value;
1683 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_U32, &Value, NULL);
1684 if (RT_SUCCESS(rc))
1685 *pu32 = Value.u32;
1686 else
1687 *pu32 = 0;
1688 return rc;
1689}
1690
1691
1692/**
1693 * Queries a 64-bit register value.
1694 *
1695 * @retval VINF_SUCCESS
1696 * @retval VERR_INVALID_VM_HANDLE
1697 * @retval VERR_INVALID_CPU_ID
1698 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1699 * @retval VERR_DBGF_UNSUPPORTED_CAST
1700 * @retval VINF_DBGF_TRUNCATED_REGISTER
1701 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1702 *
1703 * @param pUVM The user mode VM handle.
1704 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1705 * applicable. Can be OR'ed with
1706 * DBGFREG_HYPER_VMCPUID.
1707 * @param pszReg The register that's being queried. Except for
1708 * CPU registers, this must be on the form
1709 * "set.reg[.sub]".
1710 * @param pu64 Where to store the register value.
1711 */
1712VMMR3DECL(int) DBGFR3RegNmQueryU64(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, uint64_t *pu64)
1713{
1714 DBGFREGVAL Value;
1715 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_U64, &Value, NULL);
1716 if (RT_SUCCESS(rc))
1717 *pu64 = Value.u64;
1718 else
1719 *pu64 = 0;
1720 return rc;
1721}
1722
1723
1724/**
1725 * Queries a 128-bit register value.
1726 *
1727 * @retval VINF_SUCCESS
1728 * @retval VERR_INVALID_VM_HANDLE
1729 * @retval VERR_INVALID_CPU_ID
1730 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1731 * @retval VERR_DBGF_UNSUPPORTED_CAST
1732 * @retval VINF_DBGF_TRUNCATED_REGISTER
1733 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1734 *
1735 * @param pUVM The user mode VM handle.
1736 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1737 * applicable. Can be OR'ed with
1738 * DBGFREG_HYPER_VMCPUID.
1739 * @param pszReg The register that's being queried. Except for
1740 * CPU registers, this must be on the form
1741 * "set.reg[.sub]".
1742 * @param pu128 Where to store the register value.
1743 */
1744VMMR3DECL(int) DBGFR3RegNmQueryU128(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, PRTUINT128U pu128)
1745{
1746 DBGFREGVAL Value;
1747 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_U128, &Value, NULL);
1748 if (RT_SUCCESS(rc))
1749 *pu128 = Value.u128;
1750 else
1751 pu128->s.Hi = pu128->s.Lo = 0;
1752 return rc;
1753}
1754
1755
1756#if 0
1757/**
1758 * Queries a long double register value.
1759 *
1760 * @retval VINF_SUCCESS
1761 * @retval VERR_INVALID_VM_HANDLE
1762 * @retval VERR_INVALID_CPU_ID
1763 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1764 * @retval VERR_DBGF_UNSUPPORTED_CAST
1765 * @retval VINF_DBGF_TRUNCATED_REGISTER
1766 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1767 *
1768 * @param pUVM The user mode VM handle.
1769 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1770 * applicable. Can be OR'ed with
1771 * DBGFREG_HYPER_VMCPUID.
1772 * @param pszReg The register that's being queried. Except for
1773 * CPU registers, this must be on the form
1774 * "set.reg[.sub]".
1775 * @param plrd Where to store the register value.
1776 */
1777VMMR3DECL(int) DBGFR3RegNmQueryLrd(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, long double *plrd)
1778{
1779 DBGFREGVAL Value;
1780 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_R80, &Value, NULL);
1781 if (RT_SUCCESS(rc))
1782 *plrd = Value.lrd;
1783 else
1784 *plrd = 0;
1785 return rc;
1786}
1787#endif
1788
1789
1790/**
1791 * Queries a descriptor table register value.
1792 *
1793 * @retval VINF_SUCCESS
1794 * @retval VERR_INVALID_VM_HANDLE
1795 * @retval VERR_INVALID_CPU_ID
1796 * @retval VERR_DBGF_REGISTER_NOT_FOUND
1797 * @retval VERR_DBGF_UNSUPPORTED_CAST
1798 * @retval VINF_DBGF_TRUNCATED_REGISTER
1799 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
1800 *
1801 * @param pUVM The user mode VM handle.
1802 * @param idDefCpu The default target CPU ID, VMCPUID_ANY if not
1803 * applicable. Can be OR'ed with
1804 * DBGFREG_HYPER_VMCPUID.
1805 * @param pszReg The register that's being queried. Except for
1806 * CPU registers, this must be on the form
1807 * "set.reg[.sub]".
1808 * @param pu64Base Where to store the register base value.
1809 * @param pu16Limit Where to store the register limit value.
1810 */
1811VMMR3DECL(int) DBGFR3RegNmQueryXdtr(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, uint64_t *pu64Base, uint16_t *pu16Limit)
1812{
1813 DBGFREGVAL Value;
1814 int rc = dbgfR3RegNmQueryWorker(pUVM, idDefCpu, pszReg, DBGFREGVALTYPE_DTR, &Value, NULL);
1815 if (RT_SUCCESS(rc))
1816 {
1817 *pu64Base = Value.dtr.u64Base;
1818 *pu16Limit = Value.dtr.u32Limit;
1819 }
1820 else
1821 {
1822 *pu64Base = 0;
1823 *pu16Limit = 0;
1824 }
1825 return rc;
1826}
1827
1828
1829/// @todo VMMR3DECL(int) DBGFR3RegNmQueryBatch(PUVM pUVM,VMCPUID idDefCpu, DBGFREGENTRYNM paRegs, size_t cRegs);
1830
1831
1832/**
1833 * Gets the number of registers returned by DBGFR3RegNmQueryAll.
1834 *
1835 * @returns VBox status code.
1836 * @param pUVM The user mode VM handle.
1837 * @param pcRegs Where to return the register count.
1838 */
1839VMMR3DECL(int) DBGFR3RegNmQueryAllCount(PUVM pUVM, size_t *pcRegs)
1840{
1841 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
1842 *pcRegs = pUVM->dbgf.s.cRegs;
1843 return VINF_SUCCESS;
1844}
1845
1846
1847/**
1848 * Pad register entries.
1849 *
1850 * @param paRegs The output array.
1851 * @param cRegs The size of the output array.
1852 * @param iReg The first register to pad.
1853 * @param cRegsToPad The number of registers to pad.
1854 */
1855static void dbgfR3RegNmQueryAllPadEntries(PDBGFREGENTRYNM paRegs, size_t cRegs, size_t iReg, size_t cRegsToPad)
1856{
1857 if (iReg < cRegs)
1858 {
1859 size_t iEndReg = iReg + cRegsToPad;
1860 if (iEndReg > cRegs)
1861 iEndReg = cRegs;
1862 while (iReg < iEndReg)
1863 {
1864 paRegs[iReg].pszName = NULL;
1865 paRegs[iReg].enmType = DBGFREGVALTYPE_END;
1866 dbgfR3RegValClear(&paRegs[iReg].Val);
1867 iReg++;
1868 }
1869 }
1870}
1871
1872
1873/**
1874 * Query all registers in a set.
1875 *
1876 * @param pSet The set.
1877 * @param cRegsToQuery The number of registers to query.
1878 * @param paRegs The output array.
1879 * @param cRegs The size of the output array.
1880 */
1881static void dbgfR3RegNmQueryAllInSet(PCDBGFREGSET pSet, size_t cRegsToQuery, PDBGFREGENTRYNM paRegs, size_t cRegs)
1882{
1883 if (cRegsToQuery > pSet->cDescs)
1884 cRegsToQuery = pSet->cDescs;
1885 if (cRegsToQuery > cRegs)
1886 cRegsToQuery = cRegs;
1887
1888 for (size_t iReg = 0; iReg < cRegsToQuery; iReg++)
1889 {
1890 paRegs[iReg].enmType = pSet->paDescs[iReg].enmType;
1891 paRegs[iReg].pszName = pSet->paLookupRecs[iReg].Core.pszString;
1892 dbgfR3RegValClear(&paRegs[iReg].Val);
1893 int rc2 = pSet->paDescs[iReg].pfnGet(pSet->uUserArg.pv, &pSet->paDescs[iReg], &paRegs[iReg].Val);
1894 AssertRCSuccess(rc2);
1895 if (RT_FAILURE(rc2))
1896 dbgfR3RegValClear(&paRegs[iReg].Val);
1897 }
1898}
1899
1900
1901/**
1902 * @callback_method_impl{FNRTSTRSPACECALLBACK, Worker used by
1903 * dbgfR3RegNmQueryAllWorker}
1904 */
1905static DECLCALLBACK(int) dbgfR3RegNmQueryAllEnum(PRTSTRSPACECORE pStr, void *pvUser)
1906{
1907 PCDBGFREGSET pSet = (PCDBGFREGSET)pStr;
1908 if (pSet->enmType != DBGFREGSETTYPE_CPU)
1909 {
1910 PDBGFR3REGNMQUERYALLARGS pArgs = (PDBGFR3REGNMQUERYALLARGS)pvUser;
1911 if (pArgs->iReg < pArgs->cRegs)
1912 dbgfR3RegNmQueryAllInSet(pSet, pSet->cDescs, &pArgs->paRegs[pArgs->iReg], pArgs->cRegs - pArgs->iReg);
1913 pArgs->iReg += pSet->cDescs;
1914 }
1915
1916 return 0;
1917}
1918
1919
1920/**
1921 * @callback_method_impl{FNVMMEMTRENDEZVOUS, Worker used by DBGFR3RegNmQueryAll}
1922 */
1923static DECLCALLBACK(VBOXSTRICTRC) dbgfR3RegNmQueryAllWorker(PVM pVM, PVMCPU pVCpu, void *pvUser)
1924{
1925 PDBGFR3REGNMQUERYALLARGS pArgs = (PDBGFR3REGNMQUERYALLARGS)pvUser;
1926 PDBGFREGENTRYNM paRegs = pArgs->paRegs;
1927 size_t const cRegs = pArgs->cRegs;
1928 PUVM pUVM = pVM->pUVM;
1929 PUVMCPU pUVCpu = pVCpu->pUVCpu;
1930
1931 DBGF_REG_DB_LOCK_READ(pUVM);
1932
1933 /*
1934 * My guest CPU registers.
1935 */
1936 size_t iCpuReg = pVCpu->idCpu * DBGFREG_ALL_COUNT;
1937 if (pUVCpu->dbgf.s.pGuestRegSet)
1938 {
1939 if (iCpuReg < cRegs)
1940 dbgfR3RegNmQueryAllInSet(pUVCpu->dbgf.s.pGuestRegSet, DBGFREG_ALL_COUNT, &paRegs[iCpuReg], cRegs - iCpuReg);
1941 }
1942 else
1943 dbgfR3RegNmQueryAllPadEntries(paRegs, cRegs, iCpuReg, DBGFREG_ALL_COUNT);
1944
1945 /*
1946 * My hypervisor CPU registers.
1947 */
1948 iCpuReg = pUVM->cCpus * DBGFREG_ALL_COUNT + pUVCpu->idCpu * DBGFREG_ALL_COUNT;
1949 if (pUVCpu->dbgf.s.pHyperRegSet)
1950 {
1951 if (iCpuReg < cRegs)
1952 dbgfR3RegNmQueryAllInSet(pUVCpu->dbgf.s.pHyperRegSet, DBGFREG_ALL_COUNT, &paRegs[iCpuReg], cRegs - iCpuReg);
1953 }
1954 else
1955 dbgfR3RegNmQueryAllPadEntries(paRegs, cRegs, iCpuReg, DBGFREG_ALL_COUNT);
1956
1957 /*
1958 * The primary CPU does all the other registers.
1959 */
1960 if (pUVCpu->idCpu == 0)
1961 {
1962 pArgs->iReg = pUVM->cCpus * DBGFREG_ALL_COUNT * 2;
1963 RTStrSpaceEnumerate(&pUVM->dbgf.s.RegSetSpace, dbgfR3RegNmQueryAllEnum, pArgs);
1964 dbgfR3RegNmQueryAllPadEntries(paRegs, cRegs, pArgs->iReg, cRegs);
1965 }
1966
1967 DBGF_REG_DB_UNLOCK_READ(pUVM);
1968 return VINF_SUCCESS; /* Ignore errors. */
1969}
1970
1971
1972/**
1973 * Queries all register.
1974 *
1975 * @returns VBox status code.
1976 * @param pUVM The user mode VM handle.
1977 * @param paRegs The output register value array. The register
1978 * name string is read only and shall not be freed
1979 * or modified.
1980 * @param cRegs The number of entries in @a paRegs. The
1981 * correct size can be obtained by calling
1982 * DBGFR3RegNmQueryAllCount.
1983 */
1984VMMR3DECL(int) DBGFR3RegNmQueryAll(PUVM pUVM, PDBGFREGENTRYNM paRegs, size_t cRegs)
1985{
1986 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
1987 PVM pVM = pUVM->pVM;
1988 VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
1989 AssertPtrReturn(paRegs, VERR_INVALID_POINTER);
1990 AssertReturn(cRegs > 0, VERR_OUT_OF_RANGE);
1991
1992 DBGFR3REGNMQUERYALLARGS Args;
1993 Args.paRegs = paRegs;
1994 Args.cRegs = cRegs;
1995
1996 return VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE, dbgfR3RegNmQueryAllWorker, &Args);
1997}
1998
1999
2000/**
2001 * On CPU worker for the register modifications, used by DBGFR3RegNmSet.
2002 *
2003 * @returns VBox status code.
2004 *
2005 * @param pUVM The user mode VM handle.
2006 * @param pLookupRec The register lookup record. Maybe be modified,
2007 * so please pass a copy of the user's one.
2008 * @param pValue The new register value.
2009 * @param pMask Indicate which bits to modify.
2010 */
2011static DECLCALLBACK(int) dbgfR3RegNmSetWorkerOnCpu(PUVM pUVM, PDBGFREGLOOKUP pLookupRec,
2012 PCDBGFREGVAL pValue, PCDBGFREGVAL pMask)
2013{
2014 RT_NOREF_PV(pUVM);
2015 PCDBGFREGSUBFIELD pSubField = pLookupRec->pSubField;
2016 if (pSubField && pSubField->pfnSet)
2017 return pSubField->pfnSet(pLookupRec->pSet->uUserArg.pv, pSubField, pValue->u128, pMask->u128);
2018 return pLookupRec->pDesc->pfnSet(pLookupRec->pSet->uUserArg.pv, pLookupRec->pDesc, pValue, pMask);
2019}
2020
2021
2022/**
2023 * Worker for the register setting.
2024 *
2025 * @returns VBox status code.
2026 * @retval VINF_SUCCESS
2027 * @retval VERR_INVALID_VM_HANDLE
2028 * @retval VERR_INVALID_CPU_ID
2029 * @retval VERR_DBGF_REGISTER_NOT_FOUND
2030 * @retval VERR_DBGF_UNSUPPORTED_CAST
2031 * @retval VINF_DBGF_TRUNCATED_REGISTER
2032 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
2033 *
2034 * @param pUVM The user mode VM handle.
2035 * @param idDefCpu The virtual CPU ID for the default CPU register
2036 * set. Can be OR'ed with DBGFREG_HYPER_VMCPUID.
2037 * @param pszReg The register to query.
2038 * @param pValue The value to set
2039 * @param enmType How to interpret the value in @a pValue.
2040 */
2041VMMR3DECL(int) DBGFR3RegNmSet(PUVM pUVM, VMCPUID idDefCpu, const char *pszReg, PCDBGFREGVAL pValue, DBGFREGVALTYPE enmType)
2042{
2043 /*
2044 * Validate input.
2045 */
2046 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
2047 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
2048 AssertReturn((idDefCpu & ~DBGFREG_HYPER_VMCPUID) < pUVM->cCpus || idDefCpu == VMCPUID_ANY, VERR_INVALID_CPU_ID);
2049 AssertPtrReturn(pszReg, VERR_INVALID_POINTER);
2050 AssertReturn(enmType > DBGFREGVALTYPE_INVALID && enmType < DBGFREGVALTYPE_END, VERR_INVALID_PARAMETER);
2051 AssertPtrReturn(pValue, VERR_INVALID_PARAMETER);
2052
2053 /*
2054 * Resolve the register and check that it is writable.
2055 */
2056 bool fGuestRegs = true;
2057 if ((idDefCpu & DBGFREG_HYPER_VMCPUID) && idDefCpu != VMCPUID_ANY)
2058 {
2059 fGuestRegs = false;
2060 idDefCpu &= ~DBGFREG_HYPER_VMCPUID;
2061 }
2062 PCDBGFREGLOOKUP pLookupRec = dbgfR3RegResolve(pUVM, idDefCpu, pszReg, fGuestRegs);
2063 if (pLookupRec)
2064 {
2065 PCDBGFREGDESC pDesc = pLookupRec->pDesc;
2066 PCDBGFREGSET pSet = pLookupRec->pSet;
2067 PCDBGFREGSUBFIELD pSubField = pLookupRec->pSubField;
2068
2069 if ( !(pDesc->fFlags & DBGFREG_FLAGS_READ_ONLY)
2070 && (pSubField
2071 ? !(pSubField->fFlags & DBGFREGSUBFIELD_FLAGS_READ_ONLY)
2072 && (pSubField->pfnSet != NULL || pDesc->pfnSet != NULL)
2073 : pDesc->pfnSet != NULL) )
2074 {
2075 /*
2076 * Calculate the modification mask and cast the input value to the
2077 * type of the target register.
2078 */
2079 DBGFREGVAL Mask = DBGFREGVAL_INITIALIZE_ZERO;
2080 DBGFREGVAL Value = DBGFREGVAL_INITIALIZE_ZERO;
2081 switch (enmType)
2082 {
2083 case DBGFREGVALTYPE_U8:
2084 Value.u8 = pValue->u8;
2085 Mask.u8 = UINT8_MAX;
2086 break;
2087 case DBGFREGVALTYPE_U16:
2088 Value.u16 = pValue->u16;
2089 Mask.u16 = UINT16_MAX;
2090 break;
2091 case DBGFREGVALTYPE_U32:
2092 Value.u32 = pValue->u32;
2093 Mask.u32 = UINT32_MAX;
2094 break;
2095 case DBGFREGVALTYPE_U64:
2096 Value.u64 = pValue->u64;
2097 Mask.u64 = UINT64_MAX;
2098 break;
2099 case DBGFREGVALTYPE_U128:
2100 Value.u128 = pValue->u128;
2101 Mask.u128.s.Lo = UINT64_MAX;
2102 Mask.u128.s.Hi = UINT64_MAX;
2103 break;
2104 case DBGFREGVALTYPE_U256:
2105 Value.u256 = pValue->u256;
2106 Mask.u256.QWords.qw0 = UINT64_MAX;
2107 Mask.u256.QWords.qw1 = UINT64_MAX;
2108 Mask.u256.QWords.qw2 = UINT64_MAX;
2109 Mask.u256.QWords.qw3 = UINT64_MAX;
2110 break;
2111 case DBGFREGVALTYPE_U512:
2112 Value.u512 = pValue->u512;
2113 Mask.u512.QWords.qw0 = UINT64_MAX;
2114 Mask.u512.QWords.qw1 = UINT64_MAX;
2115 Mask.u512.QWords.qw2 = UINT64_MAX;
2116 Mask.u512.QWords.qw3 = UINT64_MAX;
2117 Mask.u512.QWords.qw4 = UINT64_MAX;
2118 Mask.u512.QWords.qw5 = UINT64_MAX;
2119 Mask.u512.QWords.qw6 = UINT64_MAX;
2120 Mask.u512.QWords.qw7 = UINT64_MAX;
2121 break;
2122 case DBGFREGVALTYPE_R80:
2123#ifdef RT_COMPILER_WITH_80BIT_LONG_DOUBLE
2124 Value.r80Ex.lrd = pValue->r80Ex.lrd;
2125#else
2126 Value.r80Ex.au64[0] = pValue->r80Ex.au64[0];
2127 Value.r80Ex.au16[4] = pValue->r80Ex.au16[4];
2128#endif
2129 Value.r80Ex.au64[0] = UINT64_MAX;
2130 Value.r80Ex.au16[4] = UINT16_MAX;
2131 break;
2132 case DBGFREGVALTYPE_DTR:
2133 Value.dtr.u32Limit = pValue->dtr.u32Limit;
2134 Value.dtr.u64Base = pValue->dtr.u64Base;
2135 Mask.dtr.u32Limit = UINT32_MAX;
2136 Mask.dtr.u64Base = UINT64_MAX;
2137 break;
2138 case DBGFREGVALTYPE_32BIT_HACK:
2139 case DBGFREGVALTYPE_END:
2140 case DBGFREGVALTYPE_INVALID:
2141 AssertFailedReturn(VERR_INTERNAL_ERROR_3);
2142 }
2143
2144 int rc = VINF_SUCCESS;
2145 DBGFREGVALTYPE enmRegType = pDesc->enmType;
2146 if (pSubField)
2147 {
2148 unsigned const cBits = pSubField->cBits + pSubField->cShift;
2149 if (cBits <= 8)
2150 enmRegType = DBGFREGVALTYPE_U8;
2151 else if (cBits <= 16)
2152 enmRegType = DBGFREGVALTYPE_U16;
2153 else if (cBits <= 32)
2154 enmRegType = DBGFREGVALTYPE_U32;
2155 else if (cBits <= 64)
2156 enmRegType = DBGFREGVALTYPE_U64;
2157 else if (cBits <= 128)
2158 enmRegType = DBGFREGVALTYPE_U128;
2159 else if (cBits <= 256)
2160 enmRegType = DBGFREGVALTYPE_U256;
2161 else
2162 enmRegType = DBGFREGVALTYPE_U512;
2163 }
2164 else if (pLookupRec->pAlias)
2165 {
2166 /* Restrict the input to the size of the alias register. */
2167 DBGFREGVALTYPE enmAliasType = pLookupRec->pAlias->enmType;
2168 if (enmAliasType != enmType)
2169 {
2170 rc = dbgfR3RegValCast(&Value, enmType, enmAliasType);
2171 if (RT_FAILURE(rc))
2172 return rc;
2173 dbgfR3RegValCast(&Mask, enmType, enmAliasType);
2174 enmType = enmAliasType;
2175 }
2176 }
2177
2178 if (enmType != enmRegType)
2179 {
2180 int rc2 = dbgfR3RegValCast(&Value, enmType, enmRegType);
2181 if (RT_FAILURE(rc2))
2182 return rc2;
2183 if (rc2 != VINF_SUCCESS && rc == VINF_SUCCESS)
2184 rc2 = VINF_SUCCESS;
2185 dbgfR3RegValCast(&Mask, enmType, enmRegType);
2186 }
2187
2188 /*
2189 * Subfields needs some extra processing if there is no subfield
2190 * setter, since we'll be feeding it to the normal register setter
2191 * instead. The mask and value must be shifted and truncated to the
2192 * subfield position.
2193 */
2194 if (pSubField && !pSubField->pfnSet)
2195 {
2196 /* The shift factor is for displaying a subfield value
2197 2**cShift times larger than the stored value. We have
2198 to undo this before adjusting value and mask. */
2199 if (pSubField->cShift)
2200 {
2201 /* Warn about trunction of the lower bits that get
2202 shifted out below. */
2203 if (rc == VINF_SUCCESS)
2204 {
2205 DBGFREGVAL Value2 = Value;
2206 RTUInt128AssignAndNFirstBits(&Value2.u128, -pSubField->cShift);
2207 if (!RTUInt128BitAreAllClear(&Value2.u128))
2208 rc = VINF_DBGF_TRUNCATED_REGISTER;
2209 }
2210 RTUInt128AssignShiftRight(&Value.u128, pSubField->cShift);
2211 }
2212
2213 RTUInt128AssignAndNFirstBits(&Value.u128, pSubField->cBits);
2214 if (rc == VINF_SUCCESS && RTUInt128IsNotEqual(&Value.u128, &Value.u128))
2215 rc = VINF_DBGF_TRUNCATED_REGISTER;
2216 RTUInt128AssignAndNFirstBits(&Mask.u128, pSubField->cBits);
2217
2218 RTUInt128AssignShiftLeft(&Value.u128, pSubField->iFirstBit);
2219 RTUInt128AssignShiftLeft(&Mask.u128, pSubField->iFirstBit);
2220 }
2221
2222 /*
2223 * Do the actual work on an EMT.
2224 */
2225 if (pSet->enmType == DBGFREGSETTYPE_CPU)
2226 idDefCpu = pSet->uUserArg.pVCpu->idCpu;
2227 else if (idDefCpu != VMCPUID_ANY)
2228 idDefCpu &= ~DBGFREG_HYPER_VMCPUID;
2229
2230 int rc2 = VMR3ReqPriorityCallWaitU(pUVM, idDefCpu, (PFNRT)dbgfR3RegNmSetWorkerOnCpu, 4,
2231 pUVM, pLookupRec, &Value, &Mask);
2232
2233 if (rc == VINF_SUCCESS || RT_FAILURE(rc2))
2234 rc = rc2;
2235 return rc;
2236 }
2237 return VERR_DBGF_READ_ONLY_REGISTER;
2238 }
2239 return VERR_DBGF_REGISTER_NOT_FOUND;
2240}
2241
2242
2243/**
2244 * Set a given set of registers.
2245 *
2246 * @returns VBox status code.
2247 * @retval VINF_SUCCESS
2248 * @retval VERR_INVALID_VM_HANDLE
2249 * @retval VERR_INVALID_CPU_ID
2250 * @retval VERR_DBGF_REGISTER_NOT_FOUND
2251 * @retval VERR_DBGF_UNSUPPORTED_CAST
2252 * @retval VINF_DBGF_TRUNCATED_REGISTER
2253 * @retval VINF_DBGF_ZERO_EXTENDED_REGISTER
2254 *
2255 * @param pUVM The user mode VM handle.
2256 * @param idDefCpu The virtual CPU ID for the default CPU register
2257 * set. Can be OR'ed with DBGFREG_HYPER_VMCPUID.
2258 * @param paRegs The array of registers to set.
2259 * @param cRegs Number of registers in the array.
2260 *
2261 * @todo This is a _very_ lazy implementation by a lazy developer, some semantics
2262 * need to be figured out before the real implementation especially how and
2263 * when errors and informational status codes like VINF_DBGF_TRUNCATED_REGISTER
2264 * should be returned (think of an error right in the middle of the batch, should we
2265 * save the state and roll back?).
2266 */
2267VMMR3DECL(int) DBGFR3RegNmSetBatch(PUVM pUVM, VMCPUID idDefCpu, PCDBGFREGENTRYNM paRegs, size_t cRegs)
2268{
2269 /*
2270 * Validate input.
2271 */
2272 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
2273 VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
2274 AssertReturn((idDefCpu & ~DBGFREG_HYPER_VMCPUID) < pUVM->cCpus || idDefCpu == VMCPUID_ANY, VERR_INVALID_CPU_ID);
2275 AssertPtrReturn(paRegs, VERR_INVALID_PARAMETER);
2276 AssertReturn(cRegs > 0, VERR_INVALID_PARAMETER);
2277
2278 for (uint32_t i = 0; i < cRegs; i++)
2279 {
2280 int rc = DBGFR3RegNmSet(pUVM, idDefCpu, paRegs[i].pszName, &paRegs[i].Val, paRegs[i].enmType);
2281 if (RT_FAILURE(rc))
2282 return rc;
2283 }
2284
2285 return VINF_SUCCESS;
2286}
2287
2288
2289/**
2290 * Internal worker for DBGFR3RegFormatValue, cbBuf is sufficent.
2291 *
2292 * @copydoc DBGFR3RegFormatValueEx
2293 */
2294DECLINLINE(ssize_t) dbgfR3RegFormatValueInt(char *pszBuf, size_t cbBuf, PCDBGFREGVAL pValue, DBGFREGVALTYPE enmType,
2295 unsigned uBase, signed int cchWidth, signed int cchPrecision, uint32_t fFlags)
2296{
2297 switch (enmType)
2298 {
2299 case DBGFREGVALTYPE_U8:
2300 return RTStrFormatU8(pszBuf, cbBuf, pValue->u8, uBase, cchWidth, cchPrecision, fFlags);
2301 case DBGFREGVALTYPE_U16:
2302 return RTStrFormatU16(pszBuf, cbBuf, pValue->u16, uBase, cchWidth, cchPrecision, fFlags);
2303 case DBGFREGVALTYPE_U32:
2304 return RTStrFormatU32(pszBuf, cbBuf, pValue->u32, uBase, cchWidth, cchPrecision, fFlags);
2305 case DBGFREGVALTYPE_U64:
2306 return RTStrFormatU64(pszBuf, cbBuf, pValue->u64, uBase, cchWidth, cchPrecision, fFlags);
2307 case DBGFREGVALTYPE_U128:
2308 return RTStrFormatU128(pszBuf, cbBuf, &pValue->u128, uBase, cchWidth, cchPrecision, fFlags);
2309 case DBGFREGVALTYPE_U256:
2310 return RTStrFormatU256(pszBuf, cbBuf, &pValue->u256, uBase, cchWidth, cchPrecision, fFlags);
2311 case DBGFREGVALTYPE_U512:
2312 return RTStrFormatU512(pszBuf, cbBuf, &pValue->u512, uBase, cchWidth, cchPrecision, fFlags);
2313 case DBGFREGVALTYPE_R80:
2314 return RTStrFormatR80u2(pszBuf, cbBuf, &pValue->r80Ex, cchWidth, cchPrecision, fFlags);
2315 case DBGFREGVALTYPE_DTR:
2316 {
2317 ssize_t cch = RTStrFormatU64(pszBuf, cbBuf, pValue->dtr.u64Base,
2318 16, 2+16, 0, RTSTR_F_SPECIAL | RTSTR_F_ZEROPAD);
2319 AssertReturn(cch > 0, VERR_DBGF_REG_IPE_1);
2320 pszBuf[cch++] = ':';
2321 cch += RTStrFormatU64(&pszBuf[cch], cbBuf - cch, pValue->dtr.u32Limit,
2322 16, 4, 0, RTSTR_F_ZEROPAD | RTSTR_F_32BIT);
2323 return cch;
2324 }
2325
2326 case DBGFREGVALTYPE_32BIT_HACK:
2327 case DBGFREGVALTYPE_END:
2328 case DBGFREGVALTYPE_INVALID:
2329 break;
2330 /* no default, want gcc warnings */
2331 }
2332
2333 RTStrPrintf(pszBuf, cbBuf, "!enmType=%d!", enmType);
2334 return VERR_DBGF_REG_IPE_2;
2335}
2336
2337
2338/**
2339 * Format a register value, extended version.
2340 *
2341 * @returns The number of bytes returned, VERR_BUFFER_OVERFLOW on failure.
2342 * @param pszBuf The output buffer.
2343 * @param cbBuf The size of the output buffer.
2344 * @param pValue The value to format.
2345 * @param enmType The value type.
2346 * @param uBase The base (ignored if not applicable).
2347 * @param cchWidth The width if RTSTR_F_WIDTH is set, otherwise
2348 * ignored.
2349 * @param cchPrecision The width if RTSTR_F_PRECISION is set, otherwise
2350 * ignored.
2351 * @param fFlags String formatting flags, RTSTR_F_XXX.
2352 */
2353VMMR3DECL(ssize_t) DBGFR3RegFormatValueEx(char *pszBuf, size_t cbBuf, PCDBGFREGVAL pValue, DBGFREGVALTYPE enmType,
2354 unsigned uBase, signed int cchWidth, signed int cchPrecision, uint32_t fFlags)
2355{
2356 /*
2357 * Format to temporary buffer using worker shared with dbgfR3RegPrintfCbFormatNormal.
2358 */
2359 char szTmp[160];
2360 ssize_t cchOutput = dbgfR3RegFormatValueInt(szTmp, sizeof(szTmp), pValue, enmType, uBase, cchWidth, cchPrecision, fFlags);
2361 if (cchOutput > 0)
2362 {
2363 if ((size_t)cchOutput < cbBuf)
2364 memcpy(pszBuf, szTmp, cchOutput + 1);
2365 else
2366 {
2367 if (cbBuf)
2368 {
2369 memcpy(pszBuf, szTmp, cbBuf - 1);
2370 pszBuf[cbBuf - 1] = '\0';
2371 }
2372 cchOutput = VERR_BUFFER_OVERFLOW;
2373 }
2374 }
2375 return cchOutput;
2376}
2377
2378
2379/**
2380 * Format a register value as hexadecimal and with default width according to
2381 * the type.
2382 *
2383 * @returns The number of bytes returned, VERR_BUFFER_OVERFLOW on failure.
2384 * @param pszBuf The output buffer.
2385 * @param cbBuf The size of the output buffer.
2386 * @param pValue The value to format.
2387 * @param enmType The value type.
2388 * @param fSpecial Same as RTSTR_F_SPECIAL.
2389 */
2390VMMR3DECL(ssize_t) DBGFR3RegFormatValue(char *pszBuf, size_t cbBuf, PCDBGFREGVAL pValue, DBGFREGVALTYPE enmType, bool fSpecial)
2391{
2392 int cchWidth = 0;
2393 switch (enmType)
2394 {
2395 case DBGFREGVALTYPE_U8: cchWidth = 2 + fSpecial*2; break;
2396 case DBGFREGVALTYPE_U16: cchWidth = 4 + fSpecial*2; break;
2397 case DBGFREGVALTYPE_U32: cchWidth = 8 + fSpecial*2; break;
2398 case DBGFREGVALTYPE_U64: cchWidth = 16 + fSpecial*2; break;
2399 case DBGFREGVALTYPE_U128: cchWidth = 32 + fSpecial*2; break;
2400 case DBGFREGVALTYPE_U256: cchWidth = 64 + fSpecial*2; break;
2401 case DBGFREGVALTYPE_U512: cchWidth = 128 + fSpecial*2; break;
2402 case DBGFREGVALTYPE_R80: cchWidth = 0; break;
2403 case DBGFREGVALTYPE_DTR: cchWidth = 16+1+4 + fSpecial*2; break;
2404
2405 case DBGFREGVALTYPE_32BIT_HACK:
2406 case DBGFREGVALTYPE_END:
2407 case DBGFREGVALTYPE_INVALID:
2408 break;
2409 /* no default, want gcc warnings */
2410 }
2411 uint32_t fFlags = RTSTR_F_ZEROPAD;
2412 if (fSpecial)
2413 fFlags |= RTSTR_F_SPECIAL;
2414 if (cchWidth != 0)
2415 fFlags |= RTSTR_F_WIDTH;
2416 return DBGFR3RegFormatValueEx(pszBuf, cbBuf, pValue, enmType, 16, cchWidth, 0, fFlags);
2417}
2418
2419
2420/**
2421 * Format a register using special hacks as well as sub-field specifications
2422 * (the latter isn't implemented yet).
2423 */
2424static size_t
2425dbgfR3RegPrintfCbFormatField(PDBGFR3REGPRINTFARGS pThis, PFNRTSTROUTPUT pfnOutput, void *pvArgOutput,
2426 PCDBGFREGLOOKUP pLookupRec, int cchWidth, int cchPrecision, unsigned fFlags)
2427{
2428 char szTmp[160];
2429
2430 NOREF(cchWidth); NOREF(cchPrecision); NOREF(fFlags);
2431
2432 /*
2433 * Retrieve the register value.
2434 */
2435 DBGFREGVAL Value;
2436 DBGFREGVALTYPE enmType;
2437 int rc = dbgfR3RegNmQueryWorkerOnCpu(pThis->pUVM, pLookupRec, DBGFREGVALTYPE_END, &Value, &enmType);
2438 if (RT_FAILURE(rc))
2439 {
2440 ssize_t cchDefine = RTErrQueryDefine(rc, szTmp, sizeof(szTmp), true /*fFailIfUnknown*/);
2441 if (cchDefine <= 0)
2442 cchDefine = RTStrPrintf(szTmp, sizeof(szTmp), "rc=%d", rc);
2443 return pfnOutput(pvArgOutput, szTmp, cchDefine);
2444 }
2445
2446 char *psz = szTmp;
2447
2448 /*
2449 * Special case: Format eflags.
2450 */
2451 if ( pLookupRec->pSet->enmType == DBGFREGSETTYPE_CPU
2452 && pLookupRec->pDesc->enmReg == DBGFREG_RFLAGS
2453 && pLookupRec->pSubField == NULL)
2454 {
2455 rc = dbgfR3RegValCast(&Value, enmType, DBGFREGVALTYPE_U32);
2456 AssertRC(rc);
2457 uint32_t const efl = Value.u32;
2458
2459 /* the iopl */
2460 psz += RTStrPrintf(psz, sizeof(szTmp) / 2, "iopl=%u ", X86_EFL_GET_IOPL(efl));
2461
2462 /* add flags */
2463 static const struct
2464 {
2465 const char *pszSet;
2466 const char *pszClear;
2467 uint32_t fFlag;
2468 } aFlags[] =
2469 {
2470 { "vip",NULL, X86_EFL_VIP },
2471 { "vif",NULL, X86_EFL_VIF },
2472 { "ac", NULL, X86_EFL_AC },
2473 { "vm", NULL, X86_EFL_VM },
2474 { "rf", NULL, X86_EFL_RF },
2475 { "nt", NULL, X86_EFL_NT },
2476 { "ov", "nv", X86_EFL_OF },
2477 { "dn", "up", X86_EFL_DF },
2478 { "ei", "di", X86_EFL_IF },
2479 { "tf", NULL, X86_EFL_TF },
2480 { "ng", "pl", X86_EFL_SF },
2481 { "zr", "nz", X86_EFL_ZF },
2482 { "ac", "na", X86_EFL_AF },
2483 { "po", "pe", X86_EFL_PF },
2484 { "cy", "nc", X86_EFL_CF },
2485 };
2486 for (unsigned i = 0; i < RT_ELEMENTS(aFlags); i++)
2487 {
2488 const char *pszAdd = aFlags[i].fFlag & efl ? aFlags[i].pszSet : aFlags[i].pszClear;
2489 if (pszAdd)
2490 {
2491 *psz++ = *pszAdd++;
2492 *psz++ = *pszAdd++;
2493 if (*pszAdd)
2494 *psz++ = *pszAdd++;
2495 *psz++ = ' ';
2496 }
2497 }
2498
2499 /* drop trailing space */
2500 psz--;
2501 }
2502 else
2503 {
2504 /*
2505 * General case.
2506 */
2507 AssertMsgFailed(("Not implemented: %s\n", pLookupRec->Core.pszString));
2508 return pfnOutput(pvArgOutput, pLookupRec->Core.pszString, pLookupRec->Core.cchString);
2509 }
2510
2511 /* Output the string. */
2512 return pfnOutput(pvArgOutput, szTmp, psz - &szTmp[0]);
2513}
2514
2515
2516/**
2517 * Formats a register having parsed up to the register name.
2518 */
2519static size_t
2520dbgfR3RegPrintfCbFormatNormal(PDBGFR3REGPRINTFARGS pThis, PFNRTSTROUTPUT pfnOutput, void *pvArgOutput,
2521 PCDBGFREGLOOKUP pLookupRec, unsigned uBase, int cchWidth, int cchPrecision, unsigned fFlags)
2522{
2523 char szTmp[160];
2524
2525 /*
2526 * Get the register value.
2527 */
2528 DBGFREGVAL Value;
2529 DBGFREGVALTYPE enmType;
2530 int rc = dbgfR3RegNmQueryWorkerOnCpu(pThis->pUVM, pLookupRec, DBGFREGVALTYPE_END, &Value, &enmType);
2531 if (RT_FAILURE(rc))
2532 {
2533 ssize_t cchDefine = RTErrQueryDefine(rc, szTmp, sizeof(szTmp), true /*fFailIfUnknown*/);
2534 if (cchDefine <= 0)
2535 cchDefine = RTStrPrintf(szTmp, sizeof(szTmp), "rc=%d", rc);
2536 return pfnOutput(pvArgOutput, szTmp, cchDefine);
2537 }
2538
2539 /*
2540 * Format the value.
2541 */
2542 ssize_t cchOutput = dbgfR3RegFormatValueInt(szTmp, sizeof(szTmp), &Value, enmType, uBase, cchWidth, cchPrecision, fFlags);
2543 if (RT_UNLIKELY(cchOutput <= 0))
2544 {
2545 AssertFailed();
2546 return pfnOutput(pvArgOutput, "internal-error", sizeof("internal-error") - 1);
2547 }
2548 return pfnOutput(pvArgOutput, szTmp, cchOutput);
2549}
2550
2551
2552/**
2553 * @callback_method_impl{FNSTRFORMAT}
2554 */
2555static DECLCALLBACK(size_t)
2556dbgfR3RegPrintfCbFormat(void *pvArg, PFNRTSTROUTPUT pfnOutput, void *pvArgOutput,
2557 const char **ppszFormat, va_list *pArgs, int cchWidth,
2558 int cchPrecision, unsigned fFlags, char chArgSize)
2559{
2560 NOREF(pArgs); NOREF(chArgSize);
2561
2562 /*
2563 * Parse the format type and hand the job to the appropriate worker.
2564 */
2565 PDBGFR3REGPRINTFARGS pThis = (PDBGFR3REGPRINTFARGS)pvArg;
2566 const char *pszFormat = *ppszFormat;
2567 if ( pszFormat[0] != 'V'
2568 || pszFormat[1] != 'R')
2569 {
2570 AssertMsgFailed(("'%s'\n", pszFormat));
2571 return 0;
2572 }
2573 unsigned offCurly = 2;
2574 if (pszFormat[offCurly] != '{')
2575 {
2576 AssertMsgReturn(pszFormat[offCurly], ("'%s'\n", pszFormat), 0);
2577 offCurly++;
2578 AssertMsgReturn(pszFormat[offCurly] == '{', ("'%s'\n", pszFormat), 0);
2579 }
2580 const char *pachReg = &pszFormat[offCurly + 1];
2581
2582 /*
2583 * The end and length of the register.
2584 */
2585 const char *pszEnd = strchr(pachReg, '}');
2586 AssertMsgReturn(pszEnd, ("Missing closing curly bracket: '%s'\n", pszFormat), 0);
2587 size_t const cchReg = pszEnd - pachReg;
2588
2589 /*
2590 * Look up the register - same as dbgfR3RegResolve, except for locking and
2591 * input string termination.
2592 */
2593 PRTSTRSPACE pRegSpace = &pThis->pUVM->dbgf.s.RegSpace;
2594 /* Try looking up the name without any case folding or cpu prefixing. */
2595 PCDBGFREGLOOKUP pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGetN(pRegSpace, pachReg, cchReg);
2596 if (!pLookupRec)
2597 {
2598 /* Lower case it and try again. */
2599 char szName[DBGF_REG_MAX_NAME * 4 + 16];
2600 ssize_t cchFolded = dbgfR3RegCopyToLower(pachReg, cchReg, szName, sizeof(szName) - DBGF_REG_MAX_NAME);
2601 if (cchFolded > 0)
2602 pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGet(pRegSpace, szName);
2603 if ( !pLookupRec
2604 && cchFolded >= 0
2605 && pThis->idCpu != VMCPUID_ANY)
2606 {
2607 /* Prefix it with the specified CPU set. */
2608 size_t cchCpuSet = RTStrPrintf(szName, sizeof(szName), pThis->fGuestRegs ? "cpu%u." : "hypercpu%u.", pThis->idCpu);
2609 dbgfR3RegCopyToLower(pachReg, cchReg, &szName[cchCpuSet], sizeof(szName) - cchCpuSet);
2610 pLookupRec = (PCDBGFREGLOOKUP)RTStrSpaceGet(pRegSpace, szName);
2611 }
2612 }
2613 AssertMsgReturn(pLookupRec, ("'%s'\n", pszFormat), 0);
2614 AssertMsgReturn( pLookupRec->pSet->enmType != DBGFREGSETTYPE_CPU
2615 || pLookupRec->pSet->uUserArg.pVCpu->idCpu == pThis->idCpu,
2616 ("'%s' idCpu=%u, pSet/cpu=%u\n", pszFormat, pThis->idCpu, pLookupRec->pSet->uUserArg.pVCpu->idCpu),
2617 0);
2618
2619 /*
2620 * Commit the parsed format string. Up to this point it is nice to know
2621 * what register lookup failed and such, so we've delayed comitting.
2622 */
2623 *ppszFormat = pszEnd + 1;
2624
2625 /*
2626 * Call the responsible worker.
2627 */
2628 switch (pszFormat[offCurly - 1])
2629 {
2630 case 'R': /* %VR{} */
2631 case 'X': /* %VRX{} */
2632 return dbgfR3RegPrintfCbFormatNormal(pThis, pfnOutput, pvArgOutput, pLookupRec,
2633 16, cchWidth, cchPrecision, fFlags);
2634 case 'U':
2635 return dbgfR3RegPrintfCbFormatNormal(pThis, pfnOutput, pvArgOutput, pLookupRec,
2636 10, cchWidth, cchPrecision, fFlags);
2637 case 'O':
2638 return dbgfR3RegPrintfCbFormatNormal(pThis, pfnOutput, pvArgOutput, pLookupRec,
2639 8, cchWidth, cchPrecision, fFlags);
2640 case 'B':
2641 return dbgfR3RegPrintfCbFormatNormal(pThis, pfnOutput, pvArgOutput, pLookupRec,
2642 2, cchWidth, cchPrecision, fFlags);
2643 case 'F':
2644 return dbgfR3RegPrintfCbFormatField(pThis, pfnOutput, pvArgOutput, pLookupRec, cchWidth, cchPrecision, fFlags);
2645 default:
2646 AssertFailed();
2647 return 0;
2648 }
2649}
2650
2651
2652
2653/**
2654 * @callback_method_impl{FNRTSTROUTPUT}
2655 */
2656static DECLCALLBACK(size_t)
2657dbgfR3RegPrintfCbOutput(void *pvArg, const char *pachChars, size_t cbChars)
2658{
2659 PDBGFR3REGPRINTFARGS pArgs = (PDBGFR3REGPRINTFARGS)pvArg;
2660 size_t cbToCopy = cbChars;
2661 if (cbToCopy >= pArgs->cchLeftBuf)
2662 {
2663 if (RT_SUCCESS(pArgs->rc))
2664 pArgs->rc = VERR_BUFFER_OVERFLOW;
2665 cbToCopy = pArgs->cchLeftBuf;
2666 }
2667 if (cbToCopy > 0)
2668 {
2669 memcpy(&pArgs->pszBuf[pArgs->offBuf], pachChars, cbToCopy);
2670 pArgs->offBuf += cbToCopy;
2671 pArgs->cchLeftBuf -= cbToCopy;
2672 pArgs->pszBuf[pArgs->offBuf] = '\0';
2673 }
2674 return cbToCopy;
2675}
2676
2677
2678/**
2679 * On CPU worker for the register formatting, used by DBGFR3RegPrintfV.
2680 *
2681 * @returns VBox status code.
2682 *
2683 * @param pArgs The argument package and state.
2684 */
2685static DECLCALLBACK(int) dbgfR3RegPrintfWorkerOnCpu(PDBGFR3REGPRINTFARGS pArgs)
2686{
2687 DBGF_REG_DB_LOCK_READ(pArgs->pUVM);
2688 RTStrFormatV(dbgfR3RegPrintfCbOutput, pArgs, dbgfR3RegPrintfCbFormat, pArgs, pArgs->pszFormat, pArgs->va);
2689 DBGF_REG_DB_UNLOCK_READ(pArgs->pUVM);
2690 return pArgs->rc;
2691}
2692
2693
2694/**
2695 * Format a registers.
2696 *
2697 * This is restricted to registers from one CPU, that specified by @a idCpu.
2698 *
2699 * @returns VBox status code.
2700 * @param pUVM The user mode VM handle.
2701 * @param idCpu The CPU ID of any CPU registers that may be
2702 * printed, pass VMCPUID_ANY if not applicable.
2703 * @param pszBuf The output buffer.
2704 * @param cbBuf The size of the output buffer.
2705 * @param pszFormat The format string. Register names are given by
2706 * %VR{name}, they take no arguments.
2707 * @param va Other format arguments.
2708 */
2709VMMR3DECL(int) DBGFR3RegPrintfV(PUVM pUVM, VMCPUID idCpu, char *pszBuf, size_t cbBuf, const char *pszFormat, va_list va)
2710{
2711 AssertPtrReturn(pszBuf, VERR_INVALID_POINTER);
2712 AssertReturn(cbBuf > 0, VERR_BUFFER_OVERFLOW);
2713 *pszBuf = '\0';
2714
2715 UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
2716 AssertReturn((idCpu & ~DBGFREG_HYPER_VMCPUID) < pUVM->cCpus || idCpu == VMCPUID_ANY, VERR_INVALID_CPU_ID);
2717 AssertPtrReturn(pszFormat, VERR_INVALID_POINTER);
2718
2719 /*
2720 * Set up an argument package and execute the formatting on the
2721 * specified CPU.
2722 */
2723 DBGFR3REGPRINTFARGS Args;
2724 Args.pUVM = pUVM;
2725 Args.idCpu = idCpu != VMCPUID_ANY ? idCpu & ~DBGFREG_HYPER_VMCPUID : idCpu;
2726 Args.fGuestRegs = idCpu != VMCPUID_ANY && !(idCpu & DBGFREG_HYPER_VMCPUID);
2727 Args.pszBuf = pszBuf;
2728 Args.pszFormat = pszFormat;
2729 va_copy(Args.va, va);
2730 Args.offBuf = 0;
2731 Args.cchLeftBuf = cbBuf - 1;
2732 Args.rc = VINF_SUCCESS;
2733 int rc = VMR3ReqPriorityCallWaitU(pUVM, Args.idCpu, (PFNRT)dbgfR3RegPrintfWorkerOnCpu, 1, &Args);
2734 va_end(Args.va);
2735 return rc;
2736}
2737
2738
2739/**
2740 * Format a registers.
2741 *
2742 * This is restricted to registers from one CPU, that specified by @a idCpu.
2743 *
2744 * @returns VBox status code.
2745 * @param pUVM The user mode VM handle.
2746 * @param idCpu The CPU ID of any CPU registers that may be
2747 * printed, pass VMCPUID_ANY if not applicable.
2748 * @param pszBuf The output buffer.
2749 * @param cbBuf The size of the output buffer.
2750 * @param pszFormat The format string. Register names are given by
2751 * %VR{name}, %VRU{name}, %VRO{name} and
2752 * %VRB{name}, which are hexadecimal, (unsigned)
2753 * decimal, octal and binary representation. None
2754 * of these types takes any arguments.
2755 * @param ... Other format arguments.
2756 */
2757VMMR3DECL(int) DBGFR3RegPrintf(PUVM pUVM, VMCPUID idCpu, char *pszBuf, size_t cbBuf, const char *pszFormat, ...)
2758{
2759 va_list va;
2760 va_start(va, pszFormat);
2761 int rc = DBGFR3RegPrintfV(pUVM, idCpu, pszBuf, cbBuf, pszFormat, va);
2762 va_end(va);
2763 return rc;
2764}
2765
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette