EM.cpp@ 76500

Last change on this file since 76500 was 76500, checked in by vboxsync, 6 years ago
VMM/EM: Fix NMI injection. Clear pending-NMI and set blocking-by-NMI FFs after injecting an NMI through a pending TRPM trap.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 122.4 KB

Line
1	/* $Id: EM.cpp 76500 2018-12-28 04:51:32Z vboxsync $ */
2	/** @file
3	* EM - Execution Monitor / Manager.
4	*/
5
6	/*
7	* Copyright (C) 2006-2017 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	/** @page pg_em EM - The Execution Monitor / Manager
19	*
20	* The Execution Monitor/Manager is responsible for running the VM, scheduling
21	* the right kind of execution (Raw-mode, Hardware Assisted, Recompiled or
22	* Interpreted), and keeping the CPU states in sync. The function
23	* EMR3ExecuteVM() is the 'main-loop' of the VM, while each of the execution
24	* modes has different inner loops (emR3RawExecute, emR3HmExecute, and
25	* emR3RemExecute).
26	*
27	* The interpreted execution is only used to avoid switching between
28	* raw-mode/hm and the recompiler when fielding virtualization traps/faults.
29	* The interpretation is thus implemented as part of EM.
30	*
31	* @see grp_em
32	*/
33
34
35	/*********************************************************************************************************************************
36	* Header Files *
37	*********************************************************************************************************************************/
38	#define LOG_GROUP LOG_GROUP_EM
39	#define VMCPU_INCL_CPUM_GST_CTX /* for CPUM_IMPORT_GUEST_STATE_RET */
40	#include <VBox/vmm/em.h>
41	#include <VBox/vmm/vmm.h>
42	#include <VBox/vmm/patm.h>
43	#include <VBox/vmm/csam.h>
44	#include <VBox/vmm/selm.h>
45	#include <VBox/vmm/trpm.h>
46	#include <VBox/vmm/iem.h>
47	#include <VBox/vmm/nem.h>
48	#include <VBox/vmm/iom.h>
49	#include <VBox/vmm/dbgf.h>
50	#include <VBox/vmm/pgm.h>
51	#ifdef VBOX_WITH_REM
52	# include <VBox/vmm/rem.h>
53	#endif
54	#include <VBox/vmm/apic.h>
55	#include <VBox/vmm/tm.h>
56	#include <VBox/vmm/mm.h>
57	#include <VBox/vmm/ssm.h>
58	#include <VBox/vmm/pdmapi.h>
59	#include <VBox/vmm/pdmcritsect.h>
60	#include <VBox/vmm/pdmqueue.h>
61	#include <VBox/vmm/hm.h>
62	#include <VBox/vmm/patm.h>
63	#include "EMInternal.h"
64	#include <VBox/vmm/vm.h>
65	#include <VBox/vmm/uvm.h>
66	#include <VBox/vmm/cpumdis.h>
67	#include <VBox/dis.h>
68	#include <VBox/disopcode.h>
69	#include <VBox/err.h>
70	#include "VMMTracing.h"
71
72	#include <iprt/asm.h>
73	#include <iprt/string.h>
74	#include <iprt/stream.h>
75	#include <iprt/thread.h>
76
77
78	/*********************************************************************************************************************************
79	* Internal Functions *
80	*********************************************************************************************************************************/
81	static DECLCALLBACK(int) emR3Save(PVM pVM, PSSMHANDLE pSSM);
82	static DECLCALLBACK(int) emR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
83	#if defined(LOG_ENABLED) \|\| defined(VBOX_STRICT)
84	static const char *emR3GetStateName(EMSTATE enmState);
85	#endif
86	static VBOXSTRICTRC emR3Debug(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rc);
87	#if defined(VBOX_WITH_REM) \|\| defined(DEBUG)
88	static int emR3RemStep(PVM pVM, PVMCPU pVCpu);
89	#endif
90	static int emR3RemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone);
91
92
93	/**
94	* Initializes the EM.
95	*
96	* @returns VBox status code.
97	* @param pVM The cross context VM structure.
98	*/
99	VMMR3_INT_DECL(int) EMR3Init(PVM pVM)
100	{
101	LogFlow(("EMR3Init\n"));
102	/*
103	* Assert alignment and sizes.
104	*/
105	AssertCompileMemberAlignment(VM, em.s, 32);
106	AssertCompile(sizeof(pVM->em.s) <= sizeof(pVM->em.padding));
107	AssertCompile(sizeof(pVM->aCpus[0].em.s.u.FatalLongJump) <= sizeof(pVM->aCpus[0].em.s.u.achPaddingFatalLongJump));
108
109	/*
110	* Init the structure.
111	*/
112	pVM->em.s.offVM = RT_UOFFSETOF(VM, em.s);
113	PCFGMNODE pCfgRoot = CFGMR3GetRoot(pVM);
114	PCFGMNODE pCfgEM = CFGMR3GetChild(pCfgRoot, "EM");
115
116	bool fEnabled;
117	int rc = CFGMR3QueryBoolDef(pCfgRoot, "RawR3Enabled", &fEnabled, true);
118	AssertLogRelRCReturn(rc, rc);
119	pVM->fRecompileUser = !fEnabled;
120
121	rc = CFGMR3QueryBoolDef(pCfgRoot, "RawR0Enabled", &fEnabled, true);
122	AssertLogRelRCReturn(rc, rc);
123	pVM->fRecompileSupervisor = !fEnabled;
124
125	#ifdef VBOX_WITH_RAW_RING1
126	rc = CFGMR3QueryBoolDef(pCfgRoot, "RawR1Enabled", &pVM->fRawRing1Enabled, false);
127	AssertLogRelRCReturn(rc, rc);
128	#else
129	pVM->fRawRing1Enabled = false; /* Disabled by default. */
130	#endif
131
132	rc = CFGMR3QueryBoolDef(pCfgEM, "IemExecutesAll", &pVM->em.s.fIemExecutesAll, false);
133	AssertLogRelRCReturn(rc, rc);
134
135	rc = CFGMR3QueryBoolDef(pCfgEM, "TripleFaultReset", &fEnabled, false);
136	AssertLogRelRCReturn(rc, rc);
137	pVM->em.s.fGuruOnTripleFault = !fEnabled;
138	if (!pVM->em.s.fGuruOnTripleFault && pVM->cCpus > 1)
139	{
140	LogRel(("EM: Overriding /EM/TripleFaultReset, must be false on SMP.\n"));
141	pVM->em.s.fGuruOnTripleFault = true;
142	}
143
144	LogRel(("EMR3Init: fRecompileUser=%RTbool fRecompileSupervisor=%RTbool fRawRing1Enabled=%RTbool fIemExecutesAll=%RTbool fGuruOnTripleFault=%RTbool\n",
145	pVM->fRecompileUser, pVM->fRecompileSupervisor, pVM->fRawRing1Enabled, pVM->em.s.fIemExecutesAll, pVM->em.s.fGuruOnTripleFault));
146
147	/** @cfgm{/EM/ExitOptimizationEnabled, bool, true}
148	* Whether to try correlate exit history in any context, detect hot spots and
149	* try optimize these using IEM if there are other exits close by. This
150	* overrides the context specific settings. */
151	bool fExitOptimizationEnabled = true;
152	rc = CFGMR3QueryBoolDef(pCfgEM, "ExitOptimizationEnabled", &fExitOptimizationEnabled, true);
153	AssertLogRelRCReturn(rc, rc);
154
155	/** @cfgm{/EM/ExitOptimizationEnabledR0, bool, true}
156	* Whether to optimize exits in ring-0. Setting this to false will also disable
157	* the /EM/ExitOptimizationEnabledR0PreemptDisabled setting. Depending on preemption
158	* capabilities of the host kernel, this optimization may be unavailable. */
159	bool fExitOptimizationEnabledR0 = true;
160	rc = CFGMR3QueryBoolDef(pCfgEM, "ExitOptimizationEnabledR0", &fExitOptimizationEnabledR0, true);
161	AssertLogRelRCReturn(rc, rc);
162	fExitOptimizationEnabledR0 &= fExitOptimizationEnabled;
163
164	/** @cfgm{/EM/ExitOptimizationEnabledR0PreemptDisabled, bool, false}
165	* Whether to optimize exits in ring-0 when preemption is disable (or preemption
166	* hooks are in effect). */
167	/** @todo change the default to true here */
168	bool fExitOptimizationEnabledR0PreemptDisabled = true;
169	rc = CFGMR3QueryBoolDef(pCfgEM, "ExitOptimizationEnabledR0PreemptDisabled", &fExitOptimizationEnabledR0PreemptDisabled, false);
170	AssertLogRelRCReturn(rc, rc);
171	fExitOptimizationEnabledR0PreemptDisabled &= fExitOptimizationEnabledR0;
172
173	/** @cfgm{/EM/HistoryExecMaxInstructions, integer, 16, 65535, 8192}
174	* Maximum number of instruction to let EMHistoryExec execute in one go. */
175	uint16_t cHistoryExecMaxInstructions = 8192;
176	rc = CFGMR3QueryU16Def(pCfgEM, "HistoryExecMaxInstructions", &cHistoryExecMaxInstructions, cHistoryExecMaxInstructions);
177	AssertLogRelRCReturn(rc, rc);
178	if (cHistoryExecMaxInstructions < 16)
179	return VMSetError(pVM, VERR_OUT_OF_RANGE, RT_SRC_POS, "/EM/HistoryExecMaxInstructions value is too small, min 16");
180
181	/** @cfgm{/EM/HistoryProbeMaxInstructionsWithoutExit, integer, 2, 65535, 24 for HM, 32 for NEM}
182	* Maximum number of instruction between exits during probing. */
183	uint16_t cHistoryProbeMaxInstructionsWithoutExit = 24;
184	#ifdef RT_OS_WINDOWS
185	if (VM_IS_NEM_ENABLED(pVM))
186	cHistoryProbeMaxInstructionsWithoutExit = 32;
187	#endif
188	rc = CFGMR3QueryU16Def(pCfgEM, "HistoryProbeMaxInstructionsWithoutExit", &cHistoryProbeMaxInstructionsWithoutExit,
189	cHistoryProbeMaxInstructionsWithoutExit);
190	AssertLogRelRCReturn(rc, rc);
191	if (cHistoryProbeMaxInstructionsWithoutExit < 2)
192	return VMSetError(pVM, VERR_OUT_OF_RANGE, RT_SRC_POS,
193	"/EM/HistoryProbeMaxInstructionsWithoutExit value is too small, min 16");
194
195	/** @cfgm{/EM/HistoryProbMinInstructions, integer, 0, 65535, depends}
196	* The default is (/EM/HistoryProbeMaxInstructionsWithoutExit + 1) * 3. */
197	uint16_t cHistoryProbeMinInstructions = cHistoryProbeMaxInstructionsWithoutExit < 0x5554
198	? (cHistoryProbeMaxInstructionsWithoutExit + 1) * 3 : 0xffff;
199	rc = CFGMR3QueryU16Def(pCfgEM, "HistoryProbMinInstructions", &cHistoryProbeMinInstructions,
200	cHistoryProbeMinInstructions);
201	AssertLogRelRCReturn(rc, rc);
202
203	for (VMCPUID i = 0; i < pVM->cCpus; i++)
204	{
205	pVM->aCpus[i].em.s.fExitOptimizationEnabled = fExitOptimizationEnabled;
206	pVM->aCpus[i].em.s.fExitOptimizationEnabledR0 = fExitOptimizationEnabledR0;
207	pVM->aCpus[i].em.s.fExitOptimizationEnabledR0PreemptDisabled = fExitOptimizationEnabledR0PreemptDisabled;
208
209	pVM->aCpus[i].em.s.cHistoryExecMaxInstructions = cHistoryExecMaxInstructions;
210	pVM->aCpus[i].em.s.cHistoryProbeMinInstructions = cHistoryProbeMinInstructions;
211	pVM->aCpus[i].em.s.cHistoryProbeMaxInstructionsWithoutExit = cHistoryProbeMaxInstructionsWithoutExit;
212	}
213
214	#ifdef VBOX_WITH_REM
215	/*
216	* Initialize the REM critical section.
217	*/
218	AssertCompileMemberAlignment(EM, CritSectREM, sizeof(uintptr_t));
219	rc = PDMR3CritSectInit(pVM, &pVM->em.s.CritSectREM, RT_SRC_POS, "EM-REM");
220	AssertRCReturn(rc, rc);
221	#endif
222
223	/*
224	* Saved state.
225	*/
226	rc = SSMR3RegisterInternal(pVM, "em", 0, EM_SAVED_STATE_VERSION, 16,
227	NULL, NULL, NULL,
228	NULL, emR3Save, NULL,
229	NULL, emR3Load, NULL);
230	if (RT_FAILURE(rc))
231	return rc;
232
233	for (VMCPUID i = 0; i < pVM->cCpus; i++)
234	{
235	PVMCPU pVCpu = &pVM->aCpus[i];
236
237	pVCpu->em.s.enmState = i == 0 ? EMSTATE_NONE : EMSTATE_WAIT_SIPI;
238	pVCpu->em.s.enmPrevState = EMSTATE_NONE;
239	pVCpu->em.s.fForceRAW = false;
240	pVCpu->em.s.u64TimeSliceStart = 0; /* paranoia */
241	pVCpu->em.s.idxContinueExitRec = UINT16_MAX;
242
243	#ifdef VBOX_WITH_RAW_MODE
244	if (VM_IS_RAW_MODE_ENABLED(pVM))
245	{
246	pVCpu->em.s.pPatmGCState = PATMR3QueryGCStateHC(pVM);
247	AssertMsg(pVCpu->em.s.pPatmGCState, ("PATMR3QueryGCStateHC failed!\n"));
248	}
249	#endif
250
251	# define EM_REG_COUNTER(a, b, c) \
252	rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b, i); \
253	AssertRC(rc);
254
255	# define EM_REG_COUNTER_USED(a, b, c) \
256	rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, c, b, i); \
257	AssertRC(rc);
258
259	# define EM_REG_PROFILE(a, b, c) \
260	rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, i); \
261	AssertRC(rc);
262
263	# define EM_REG_PROFILE_ADV(a, b, c) \
264	rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE_ADV, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, i); \
265	AssertRC(rc);
266
267	/*
268	* Statistics.
269	*/
270	#ifdef VBOX_WITH_STATISTICS
271	PEMSTATS pStats;
272	rc = MMHyperAlloc(pVM, sizeof(pStats), 0, MM_TAG_EM, (void *)&pStats);
273	if (RT_FAILURE(rc))
274	return rc;
275
276	pVCpu->em.s.pStatsR3 = pStats;
277	pVCpu->em.s.pStatsR0 = MMHyperR3ToR0(pVM, pStats);
278	pVCpu->em.s.pStatsRC = MMHyperR3ToRC(pVM, pStats);
279
280	# if 1 /* rawmode only? */
281	EM_REG_COUNTER_USED(&pStats->StatIoRestarted, "/EM/CPU%d/R3/PrivInst/IoRestarted", "I/O instructions restarted in ring-3.");
282	EM_REG_COUNTER_USED(&pStats->StatIoIem, "/EM/CPU%d/R3/PrivInst/IoIem", "I/O instructions end to IEM in ring-3.");
283	EM_REG_COUNTER_USED(&pStats->StatCli, "/EM/CPU%d/R3/PrivInst/Cli", "Number of cli instructions.");
284	EM_REG_COUNTER_USED(&pStats->StatSti, "/EM/CPU%d/R3/PrivInst/Sti", "Number of sli instructions.");
285	EM_REG_COUNTER_USED(&pStats->StatHlt, "/EM/CPU%d/R3/PrivInst/Hlt", "Number of hlt instructions not handled in GC because of PATM.");
286	EM_REG_COUNTER_USED(&pStats->StatInvlpg, "/EM/CPU%d/R3/PrivInst/Invlpg", "Number of invlpg instructions.");
287	EM_REG_COUNTER_USED(&pStats->StatMisc, "/EM/CPU%d/R3/PrivInst/Misc", "Number of misc. instructions.");
288	EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[0], "/EM/CPU%d/R3/PrivInst/Mov CR0, X", "Number of mov CR0 write instructions.");
289	EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[1], "/EM/CPU%d/R3/PrivInst/Mov CR1, X", "Number of mov CR1 write instructions.");
290	EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[2], "/EM/CPU%d/R3/PrivInst/Mov CR2, X", "Number of mov CR2 write instructions.");
291	EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[3], "/EM/CPU%d/R3/PrivInst/Mov CR3, X", "Number of mov CR3 write instructions.");
292	EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[4], "/EM/CPU%d/R3/PrivInst/Mov CR4, X", "Number of mov CR4 write instructions.");
293	EM_REG_COUNTER_USED(&pStats->StatMovReadCR[0], "/EM/CPU%d/R3/PrivInst/Mov X, CR0", "Number of mov CR0 read instructions.");
294	EM_REG_COUNTER_USED(&pStats->StatMovReadCR[1], "/EM/CPU%d/R3/PrivInst/Mov X, CR1", "Number of mov CR1 read instructions.");
295	EM_REG_COUNTER_USED(&pStats->StatMovReadCR[2], "/EM/CPU%d/R3/PrivInst/Mov X, CR2", "Number of mov CR2 read instructions.");
296	EM_REG_COUNTER_USED(&pStats->StatMovReadCR[3], "/EM/CPU%d/R3/PrivInst/Mov X, CR3", "Number of mov CR3 read instructions.");
297	EM_REG_COUNTER_USED(&pStats->StatMovReadCR[4], "/EM/CPU%d/R3/PrivInst/Mov X, CR4", "Number of mov CR4 read instructions.");
298	EM_REG_COUNTER_USED(&pStats->StatMovDRx, "/EM/CPU%d/R3/PrivInst/MovDRx", "Number of mov DRx instructions.");
299	EM_REG_COUNTER_USED(&pStats->StatIret, "/EM/CPU%d/R3/PrivInst/Iret", "Number of iret instructions.");
300	EM_REG_COUNTER_USED(&pStats->StatMovLgdt, "/EM/CPU%d/R3/PrivInst/Lgdt", "Number of lgdt instructions.");
301	EM_REG_COUNTER_USED(&pStats->StatMovLidt, "/EM/CPU%d/R3/PrivInst/Lidt", "Number of lidt instructions.");
302	EM_REG_COUNTER_USED(&pStats->StatMovLldt, "/EM/CPU%d/R3/PrivInst/Lldt", "Number of lldt instructions.");
303	EM_REG_COUNTER_USED(&pStats->StatSysEnter, "/EM/CPU%d/R3/PrivInst/Sysenter", "Number of sysenter instructions.");
304	EM_REG_COUNTER_USED(&pStats->StatSysExit, "/EM/CPU%d/R3/PrivInst/Sysexit", "Number of sysexit instructions.");
305	EM_REG_COUNTER_USED(&pStats->StatSysCall, "/EM/CPU%d/R3/PrivInst/Syscall", "Number of syscall instructions.");
306	EM_REG_COUNTER_USED(&pStats->StatSysRet, "/EM/CPU%d/R3/PrivInst/Sysret", "Number of sysret instructions.");
307	EM_REG_COUNTER(&pVCpu->em.s.StatTotalClis, "/EM/CPU%d/Cli/Total", "Total number of cli instructions executed.");
308	#endif
309	pVCpu->em.s.pCliStatTree = 0;
310
311	/* these should be considered for release statistics. */
312	EM_REG_COUNTER(&pVCpu->em.s.StatIOEmu, "/PROF/CPU%d/EM/Emulation/IO", "Profiling of emR3RawExecuteIOInstruction.");
313	EM_REG_COUNTER(&pVCpu->em.s.StatPrivEmu, "/PROF/CPU%d/EM/Emulation/Priv", "Profiling of emR3RawPrivileged.");
314	EM_REG_PROFILE(&pVCpu->em.s.StatHMEntry, "/PROF/CPU%d/EM/HMEnter", "Profiling Hardware Accelerated Mode entry overhead.");
315	EM_REG_PROFILE(&pVCpu->em.s.StatHMExec, "/PROF/CPU%d/EM/HMExec", "Profiling Hardware Accelerated Mode execution.");
316	EM_REG_COUNTER(&pVCpu->em.s.StatHMExecuteCalled, "/PROF/CPU%d/EM/HMExecuteCalled", "Number of times enmR3HMExecute is called.");
317	EM_REG_PROFILE(&pVCpu->em.s.StatIEMEmu, "/PROF/CPU%d/EM/IEMEmuSingle", "Profiling single instruction IEM execution.");
318	EM_REG_PROFILE(&pVCpu->em.s.StatIEMThenREM, "/PROF/CPU%d/EM/IEMThenRem", "Profiling IEM-then-REM instruction execution (by IEM).");
319	EM_REG_PROFILE(&pVCpu->em.s.StatNEMEntry, "/PROF/CPU%d/EM/NEMEnter", "Profiling NEM entry overhead.");
320	#endif /* VBOX_WITH_STATISTICS */
321	EM_REG_PROFILE(&pVCpu->em.s.StatNEMExec, "/PROF/CPU%d/EM/NEMExec", "Profiling NEM execution.");
322	EM_REG_COUNTER(&pVCpu->em.s.StatNEMExecuteCalled, "/PROF/CPU%d/EM/NEMExecuteCalled", "Number of times enmR3NEMExecute is called.");
323	#ifdef VBOX_WITH_STATISTICS
324	EM_REG_PROFILE(&pVCpu->em.s.StatREMEmu, "/PROF/CPU%d/EM/REMEmuSingle", "Profiling single instruction REM execution.");
325	EM_REG_PROFILE(&pVCpu->em.s.StatREMExec, "/PROF/CPU%d/EM/REMExec", "Profiling REM execution.");
326	EM_REG_PROFILE(&pVCpu->em.s.StatREMSync, "/PROF/CPU%d/EM/REMSync", "Profiling REM context syncing.");
327	EM_REG_PROFILE(&pVCpu->em.s.StatRAWEntry, "/PROF/CPU%d/EM/RAWEnter", "Profiling Raw Mode entry overhead.");
328	EM_REG_PROFILE(&pVCpu->em.s.StatRAWExec, "/PROF/CPU%d/EM/RAWExec", "Profiling Raw Mode execution.");
329	EM_REG_PROFILE(&pVCpu->em.s.StatRAWTail, "/PROF/CPU%d/EM/RAWTail", "Profiling Raw Mode tail overhead.");
330	#endif /* VBOX_WITH_STATISTICS */
331
332	EM_REG_COUNTER(&pVCpu->em.s.StatForcedActions, "/PROF/CPU%d/EM/ForcedActions", "Profiling forced action execution.");
333	EM_REG_COUNTER(&pVCpu->em.s.StatHalted, "/PROF/CPU%d/EM/Halted", "Profiling halted state (VMR3WaitHalted).");
334	EM_REG_PROFILE_ADV(&pVCpu->em.s.StatCapped, "/PROF/CPU%d/EM/Capped", "Profiling capped state (sleep).");
335	EM_REG_COUNTER(&pVCpu->em.s.StatREMTotal, "/PROF/CPU%d/EM/REMTotal", "Profiling emR3RemExecute (excluding FFs).");
336	EM_REG_COUNTER(&pVCpu->em.s.StatRAWTotal, "/PROF/CPU%d/EM/RAWTotal", "Profiling emR3RawExecute (excluding FFs).");
337
338	EM_REG_PROFILE_ADV(&pVCpu->em.s.StatTotal, "/PROF/CPU%d/EM/Total", "Profiling EMR3ExecuteVM.");
339
340	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.iNextExit, STAMTYPE_U64, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES,
341	"Number of recorded exits.", "/PROF/CPU%u/EM/RecordedExits", i);
342	AssertRC(rc);
343
344	/* History record statistics */
345	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.cExitRecordUsed, STAMTYPE_U32, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES,
346	"Number of used hash table entries.", "/EM/CPU%u/ExitHashing/Used", i);
347	AssertRC(rc);
348
349	for (uint32_t iStep = 0; iStep < RT_ELEMENTS(pVCpu->em.s.aStatHistoryRecHits); iStep++)
350	{
351	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.aStatHistoryRecHits[iStep], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
352	"Number of hits at this step.", "/EM/CPU%u/ExitHashing/Step%02u-Hits", i, iStep);
353	AssertRC(rc);
354	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.aStatHistoryRecTypeChanged[iStep], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
355	"Number of type changes at this step.", "/EM/CPU%u/ExitHashing/Step%02u-TypeChanges", i, iStep);
356	AssertRC(rc);
357	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.aStatHistoryRecTypeChanged[iStep], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
358	"Number of replacments at this step.", "/EM/CPU%u/ExitHashing/Step%02u-Replacments", i, iStep);
359	AssertRC(rc);
360	rc = STAMR3RegisterF(pVM, &pVCpu->em.s.aStatHistoryRecNew[iStep], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
361	"Number of new inserts at this step.", "/EM/CPU%u/ExitHashing/Step%02u-NewInserts", i, iStep);
362	AssertRC(rc);
363	}
364
365	EM_REG_PROFILE(&pVCpu->em.s.StatHistoryExec, "/EM/CPU%d/ExitOpt/Exec", "Profiling normal EMHistoryExec operation.");
366	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryExecSavedExits, "/EM/CPU%d/ExitOpt/ExecSavedExit", "Net number of saved exits.");
367	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryExecInstructions, "/EM/CPU%d/ExitOpt/ExecInstructions", "Number of instructions executed during normal operation.");
368	EM_REG_PROFILE(&pVCpu->em.s.StatHistoryProbe, "/EM/CPU%d/ExitOpt/Probe", "Profiling EMHistoryExec when probing.");
369	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryProbeInstructions, "/EM/CPU%d/ExitOpt/ProbeInstructions", "Number of instructions executed during probing.");
370	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryProbedNormal, "/EM/CPU%d/ExitOpt/ProbedNormal", "Number of EMEXITACTION_NORMAL_PROBED results.");
371	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryProbedExecWithMax, "/EM/CPU%d/ExitOpt/ProbedExecWithMax", "Number of EMEXITACTION_EXEC_WITH_MAX results.");
372	EM_REG_COUNTER(&pVCpu->em.s.StatHistoryProbedToRing3, "/EM/CPU%d/ExitOpt/ProbedToRing3", "Number of ring-3 probe continuations.");
373	}
374
375	emR3InitDbg(pVM);
376	return VINF_SUCCESS;
377	}
378
379
380	/**
381	* Called when a VM initialization stage is completed.
382	*
383	* @returns VBox status code.
384	* @param pVM The cross context VM structure.
385	* @param enmWhat The initialization state that was completed.
386	*/
387	VMMR3_INT_DECL(int) EMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
388	{
389	if (enmWhat == VMINITCOMPLETED_RING0)
390	LogRel(("EM: Exit history optimizations: enabled=%RTbool enabled-r0=%RTbool enabled-r0-no-preemption=%RTbool\n",
391	pVM->aCpus[0].em.s.fExitOptimizationEnabled, pVM->aCpus[0].em.s.fExitOptimizationEnabledR0,
392	pVM->aCpus[0].em.s.fExitOptimizationEnabledR0PreemptDisabled));
393	return VINF_SUCCESS;
394	}
395
396
397	/**
398	* Applies relocations to data and code managed by this
399	* component. This function will be called at init and
400	* whenever the VMM need to relocate it self inside the GC.
401	*
402	* @param pVM The cross context VM structure.
403	*/
404	VMMR3_INT_DECL(void) EMR3Relocate(PVM pVM)
405	{
406	LogFlow(("EMR3Relocate\n"));
407	for (VMCPUID i = 0; i < pVM->cCpus; i++)
408	{
409	PVMCPU pVCpu = &pVM->aCpus[i];
410	if (pVCpu->em.s.pStatsR3)
411	pVCpu->em.s.pStatsRC = MMHyperR3ToRC(pVM, pVCpu->em.s.pStatsR3);
412	}
413	}
414
415
416	/**
417	* Reset the EM state for a CPU.
418	*
419	* Called by EMR3Reset and hot plugging.
420	*
421	* @param pVCpu The cross context virtual CPU structure.
422	*/
423	VMMR3_INT_DECL(void) EMR3ResetCpu(PVMCPU pVCpu)
424	{
425	/* Reset scheduling state. */
426	pVCpu->em.s.fForceRAW = false;
427	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_UNHALT);
428
429	/* VMR3ResetFF may return VINF_EM_RESET or VINF_EM_SUSPEND, so transition
430	out of the HALTED state here so that enmPrevState doesn't end up as
431	HALTED when EMR3Execute returns. */
432	if (pVCpu->em.s.enmState == EMSTATE_HALTED)
433	{
434	Log(("EMR3ResetCpu: Cpu#%u %s -> %s\n", pVCpu->idCpu, emR3GetStateName(pVCpu->em.s.enmState), pVCpu->idCpu == 0 ? "EMSTATE_NONE" : "EMSTATE_WAIT_SIPI"));
435	pVCpu->em.s.enmState = pVCpu->idCpu == 0 ? EMSTATE_NONE : EMSTATE_WAIT_SIPI;
436	}
437	}
438
439
440	/**
441	* Reset notification.
442	*
443	* @param pVM The cross context VM structure.
444	*/
445	VMMR3_INT_DECL(void) EMR3Reset(PVM pVM)
446	{
447	Log(("EMR3Reset: \n"));
448	for (VMCPUID i = 0; i < pVM->cCpus; i++)
449	EMR3ResetCpu(&pVM->aCpus[i]);
450	}
451
452
453	/**
454	* Terminates the EM.
455	*
456	* Termination means cleaning up and freeing all resources,
457	* the VM it self is at this point powered off or suspended.
458	*
459	* @returns VBox status code.
460	* @param pVM The cross context VM structure.
461	*/
462	VMMR3_INT_DECL(int) EMR3Term(PVM pVM)
463	{
464	AssertMsg(pVM->em.s.offVM, ("bad init order!\n"));
465
466	#ifdef VBOX_WITH_REM
467	PDMR3CritSectDelete(&pVM->em.s.CritSectREM);
468	#else
469	RT_NOREF(pVM);
470	#endif
471	return VINF_SUCCESS;
472	}
473
474
475	/**
476	* Execute state save operation.
477	*
478	* @returns VBox status code.
479	* @param pVM The cross context VM structure.
480	* @param pSSM SSM operation handle.
481	*/
482	static DECLCALLBACK(int) emR3Save(PVM pVM, PSSMHANDLE pSSM)
483	{
484	for (VMCPUID i = 0; i < pVM->cCpus; i++)
485	{
486	PVMCPU pVCpu = &pVM->aCpus[i];
487
488	SSMR3PutBool(pSSM, pVCpu->em.s.fForceRAW);
489
490	Assert(pVCpu->em.s.enmState == EMSTATE_SUSPENDED);
491	Assert(pVCpu->em.s.enmPrevState != EMSTATE_SUSPENDED);
492	SSMR3PutU32(pSSM, pVCpu->em.s.enmPrevState);
493
494	/* Save mwait state. */
495	SSMR3PutU32(pSSM, pVCpu->em.s.MWait.fWait);
496	SSMR3PutGCPtr(pSSM, pVCpu->em.s.MWait.uMWaitRAX);
497	SSMR3PutGCPtr(pSSM, pVCpu->em.s.MWait.uMWaitRCX);
498	SSMR3PutGCPtr(pSSM, pVCpu->em.s.MWait.uMonitorRAX);
499	SSMR3PutGCPtr(pSSM, pVCpu->em.s.MWait.uMonitorRCX);
500	int rc = SSMR3PutGCPtr(pSSM, pVCpu->em.s.MWait.uMonitorRDX);
501	AssertRCReturn(rc, rc);
502	}
503	return VINF_SUCCESS;
504	}
505
506
507	/**
508	* Execute state load operation.
509	*
510	* @returns VBox status code.
511	* @param pVM The cross context VM structure.
512	* @param pSSM SSM operation handle.
513	* @param uVersion Data layout version.
514	* @param uPass The data pass.
515	*/
516	static DECLCALLBACK(int) emR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
517	{
518	/*
519	* Validate version.
520	*/
521	if ( uVersion > EM_SAVED_STATE_VERSION
522	\|\| uVersion < EM_SAVED_STATE_VERSION_PRE_SMP)
523	{
524	AssertMsgFailed(("emR3Load: Invalid version uVersion=%d (current %d)!\n", uVersion, EM_SAVED_STATE_VERSION));
525	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
526	}
527	Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
528
529	/*
530	* Load the saved state.
531	*/
532	for (VMCPUID i = 0; i < pVM->cCpus; i++)
533	{
534	PVMCPU pVCpu = &pVM->aCpus[i];
535
536	int rc = SSMR3GetBool(pSSM, &pVCpu->em.s.fForceRAW);
537	if (RT_FAILURE(rc))
538	pVCpu->em.s.fForceRAW = false;
539	AssertRCReturn(rc, rc);
540
541	if (uVersion > EM_SAVED_STATE_VERSION_PRE_SMP)
542	{
543	AssertCompile(sizeof(pVCpu->em.s.enmPrevState) == sizeof(uint32_t));
544	rc = SSMR3GetU32(pSSM, (uint32_t *)&pVCpu->em.s.enmPrevState);
545	AssertRCReturn(rc, rc);
546	Assert(pVCpu->em.s.enmPrevState != EMSTATE_SUSPENDED);
547
548	pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
549	}
550	if (uVersion > EM_SAVED_STATE_VERSION_PRE_MWAIT)
551	{
552	/* Load mwait state. */
553	rc = SSMR3GetU32(pSSM, &pVCpu->em.s.MWait.fWait);
554	AssertRCReturn(rc, rc);
555	rc = SSMR3GetGCPtr(pSSM, &pVCpu->em.s.MWait.uMWaitRAX);
556	AssertRCReturn(rc, rc);
557	rc = SSMR3GetGCPtr(pSSM, &pVCpu->em.s.MWait.uMWaitRCX);
558	AssertRCReturn(rc, rc);
559	rc = SSMR3GetGCPtr(pSSM, &pVCpu->em.s.MWait.uMonitorRAX);
560	AssertRCReturn(rc, rc);
561	rc = SSMR3GetGCPtr(pSSM, &pVCpu->em.s.MWait.uMonitorRCX);
562	AssertRCReturn(rc, rc);
563	rc = SSMR3GetGCPtr(pSSM, &pVCpu->em.s.MWait.uMonitorRDX);
564	AssertRCReturn(rc, rc);
565	}
566
567	Assert(!pVCpu->em.s.pCliStatTree);
568	}
569	return VINF_SUCCESS;
570	}
571
572
573	/**
574	* Argument packet for emR3SetExecutionPolicy.
575	*/
576	struct EMR3SETEXECPOLICYARGS
577	{
578	EMEXECPOLICY enmPolicy;
579	bool fEnforce;
580	};
581
582
583	/**
584	* @callback_method_impl{FNVMMEMTRENDEZVOUS, Rendezvous callback for EMR3SetExecutionPolicy.}
585	*/
586	static DECLCALLBACK(VBOXSTRICTRC) emR3SetExecutionPolicy(PVM pVM, PVMCPU pVCpu, void *pvUser)
587	{
588	/*
589	* Only the first CPU changes the variables.
590	*/
591	if (pVCpu->idCpu == 0)
592	{
593	struct EMR3SETEXECPOLICYARGS pArgs = (struct EMR3SETEXECPOLICYARGS )pvUser;
594	switch (pArgs->enmPolicy)
595	{
596	case EMEXECPOLICY_RECOMPILE_RING0:
597	pVM->fRecompileSupervisor = pArgs->fEnforce;
598	break;
599	case EMEXECPOLICY_RECOMPILE_RING3:
600	pVM->fRecompileUser = pArgs->fEnforce;
601	break;
602	case EMEXECPOLICY_IEM_ALL:
603	pVM->em.s.fIemExecutesAll = pArgs->fEnforce;
604	break;
605	default:
606	AssertFailedReturn(VERR_INVALID_PARAMETER);
607	}
608	LogRel(("emR3SetExecutionPolicy: fRecompileUser=%RTbool fRecompileSupervisor=%RTbool fIemExecutesAll=%RTbool\n",
609	pVM->fRecompileUser, pVM->fRecompileSupervisor, pVM->em.s.fIemExecutesAll));
610	}
611
612	/*
613	* Force rescheduling if in RAW, HM, NEM, IEM, or REM.
614	*/
615	return pVCpu->em.s.enmState == EMSTATE_RAW
616	\|\| pVCpu->em.s.enmState == EMSTATE_HM
617	\|\| pVCpu->em.s.enmState == EMSTATE_NEM
618	\|\| pVCpu->em.s.enmState == EMSTATE_IEM
619	\|\| pVCpu->em.s.enmState == EMSTATE_REM
620	\|\| pVCpu->em.s.enmState == EMSTATE_IEM_THEN_REM
621	? VINF_EM_RESCHEDULE
622	: VINF_SUCCESS;
623	}
624
625
626	/**
627	* Changes an execution scheduling policy parameter.
628	*
629	* This is used to enable or disable raw-mode / hardware-virtualization
630	* execution of user and supervisor code.
631	*
632	* @returns VINF_SUCCESS on success.
633	* @returns VINF_RESCHEDULE if a rescheduling might be required.
634	* @returns VERR_INVALID_PARAMETER on an invalid enmMode value.
635	*
636	* @param pUVM The user mode VM handle.
637	* @param enmPolicy The scheduling policy to change.
638	* @param fEnforce Whether to enforce the policy or not.
639	*/
640	VMMR3DECL(int) EMR3SetExecutionPolicy(PUVM pUVM, EMEXECPOLICY enmPolicy, bool fEnforce)
641	{
642	UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
643	VM_ASSERT_VALID_EXT_RETURN(pUVM->pVM, VERR_INVALID_VM_HANDLE);
644	AssertReturn(enmPolicy > EMEXECPOLICY_INVALID && enmPolicy < EMEXECPOLICY_END, VERR_INVALID_PARAMETER);
645
646	struct EMR3SETEXECPOLICYARGS Args = { enmPolicy, fEnforce };
647	return VMMR3EmtRendezvous(pUVM->pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_DESCENDING, emR3SetExecutionPolicy, &Args);
648	}
649
650
651	/**
652	* Queries an execution scheduling policy parameter.
653	*
654	* @returns VBox status code
655	* @param pUVM The user mode VM handle.
656	* @param enmPolicy The scheduling policy to query.
657	* @param pfEnforced Where to return the current value.
658	*/
659	VMMR3DECL(int) EMR3QueryExecutionPolicy(PUVM pUVM, EMEXECPOLICY enmPolicy, bool *pfEnforced)
660	{
661	AssertReturn(enmPolicy > EMEXECPOLICY_INVALID && enmPolicy < EMEXECPOLICY_END, VERR_INVALID_PARAMETER);
662	AssertPtrReturn(pfEnforced, VERR_INVALID_POINTER);
663	UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
664	PVM pVM = pUVM->pVM;
665	VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
666
667	/* No need to bother EMTs with a query. */
668	switch (enmPolicy)
669	{
670	case EMEXECPOLICY_RECOMPILE_RING0:
671	*pfEnforced = pVM->fRecompileSupervisor;
672	break;
673	case EMEXECPOLICY_RECOMPILE_RING3:
674	*pfEnforced = pVM->fRecompileUser;
675	break;
676	case EMEXECPOLICY_IEM_ALL:
677	*pfEnforced = pVM->em.s.fIemExecutesAll;
678	break;
679	default:
680	AssertFailedReturn(VERR_INTERNAL_ERROR_2);
681	}
682
683	return VINF_SUCCESS;
684	}
685
686
687	/**
688	* Queries the main execution engine of the VM.
689	*
690	* @returns VBox status code
691	* @param pUVM The user mode VM handle.
692	* @param pbMainExecutionEngine Where to return the result, VM_EXEC_ENGINE_XXX.
693	*/
694	VMMR3DECL(int) EMR3QueryMainExecutionEngine(PUVM pUVM, uint8_t *pbMainExecutionEngine)
695	{
696	AssertPtrReturn(pbMainExecutionEngine, VERR_INVALID_POINTER);
697	*pbMainExecutionEngine = VM_EXEC_ENGINE_NOT_SET;
698
699	UVM_ASSERT_VALID_EXT_RETURN(pUVM, VERR_INVALID_VM_HANDLE);
700	PVM pVM = pUVM->pVM;
701	VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
702
703	*pbMainExecutionEngine = pVM->bMainExecutionEngine;
704	return VINF_SUCCESS;
705	}
706
707
708	/**
709	* Raise a fatal error.
710	*
711	* Safely terminate the VM with full state report and stuff. This function
712	* will naturally never return.
713	*
714	* @param pVCpu The cross context virtual CPU structure.
715	* @param rc VBox status code.
716	*/
717	VMMR3DECL(void) EMR3FatalError(PVMCPU pVCpu, int rc)
718	{
719	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
720	longjmp(pVCpu->em.s.u.FatalLongJump, rc);
721	}
722
723
724	#if defined(LOG_ENABLED) \|\| defined(VBOX_STRICT)
725	/**
726	* Gets the EM state name.
727	*
728	* @returns pointer to read only state name,
729	* @param enmState The state.
730	*/
731	static const char *emR3GetStateName(EMSTATE enmState)
732	{
733	switch (enmState)
734	{
735	case EMSTATE_NONE: return "EMSTATE_NONE";
736	case EMSTATE_RAW: return "EMSTATE_RAW";
737	case EMSTATE_HM: return "EMSTATE_HM";
738	case EMSTATE_IEM: return "EMSTATE_IEM";
739	case EMSTATE_REM: return "EMSTATE_REM";
740	case EMSTATE_HALTED: return "EMSTATE_HALTED";
741	case EMSTATE_WAIT_SIPI: return "EMSTATE_WAIT_SIPI";
742	case EMSTATE_SUSPENDED: return "EMSTATE_SUSPENDED";
743	case EMSTATE_TERMINATING: return "EMSTATE_TERMINATING";
744	case EMSTATE_DEBUG_GUEST_RAW: return "EMSTATE_DEBUG_GUEST_RAW";
745	case EMSTATE_DEBUG_GUEST_HM: return "EMSTATE_DEBUG_GUEST_HM";
746	case EMSTATE_DEBUG_GUEST_IEM: return "EMSTATE_DEBUG_GUEST_IEM";
747	case EMSTATE_DEBUG_GUEST_REM: return "EMSTATE_DEBUG_GUEST_REM";
748	case EMSTATE_DEBUG_HYPER: return "EMSTATE_DEBUG_HYPER";
749	case EMSTATE_GURU_MEDITATION: return "EMSTATE_GURU_MEDITATION";
750	case EMSTATE_IEM_THEN_REM: return "EMSTATE_IEM_THEN_REM";
751	case EMSTATE_NEM: return "EMSTATE_NEM";
752	case EMSTATE_DEBUG_GUEST_NEM: return "EMSTATE_DEBUG_GUEST_NEM";
753	default: return "Unknown!";
754	}
755	}
756	#endif /* LOG_ENABLED \|\| VBOX_STRICT */
757
758
759	/**
760	* Handle pending ring-3 I/O port write.
761	*
762	* This is in response to a VINF_EM_PENDING_R3_IOPORT_WRITE status code returned
763	* by EMRZSetPendingIoPortWrite() in ring-0 or raw-mode context.
764	*
765	* @returns Strict VBox status code.
766	* @param pVM The cross context VM structure.
767	* @param pVCpu The cross context virtual CPU structure.
768	*/
769	VBOXSTRICTRC emR3ExecutePendingIoPortWrite(PVM pVM, PVMCPU pVCpu)
770	{
771	CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_RIP \| CPUMCTX_EXTRN_RFLAGS);
772
773	/* Get and clear the pending data. */
774	RTIOPORT const uPort = pVCpu->em.s.PendingIoPortAccess.uPort;
775	uint32_t const uValue = pVCpu->em.s.PendingIoPortAccess.uValue;
776	uint8_t const cbValue = pVCpu->em.s.PendingIoPortAccess.cbValue;
777	uint8_t const cbInstr = pVCpu->em.s.PendingIoPortAccess.cbInstr;
778	pVCpu->em.s.PendingIoPortAccess.cbValue = 0;
779
780	/* Assert sanity. */
781	switch (cbValue)
782	{
783	case 1: Assert(!(cbValue & UINT32_C(0xffffff00))); break;
784	case 2: Assert(!(cbValue & UINT32_C(0xffff0000))); break;
785	case 4: break;
786	default: AssertMsgFailedReturn(("cbValue=%#x\n", cbValue), VERR_EM_INTERNAL_ERROR);
787	}
788	AssertReturn(cbInstr <= 15 && cbInstr >= 1, VERR_EM_INTERNAL_ERROR);
789
790	/* Do the work.*/
791	VBOXSTRICTRC rcStrict = IOMIOPortWrite(pVM, pVCpu, uPort, uValue, cbValue);
792	LogFlow(("EM/OUT: %#x, %#x LB %u -> %Rrc\n", uPort, uValue, cbValue, VBOXSTRICTRC_VAL(rcStrict) ));
793	if (IOM_SUCCESS(rcStrict))
794	{
795	pVCpu->cpum.GstCtx.rip += cbInstr;
796	pVCpu->cpum.GstCtx.rflags.Bits.u1RF = 0;
797	}
798	return rcStrict;
799	}
800
801
802	/**
803	* Handle pending ring-3 I/O port write.
804	*
805	* This is in response to a VINF_EM_PENDING_R3_IOPORT_WRITE status code returned
806	* by EMRZSetPendingIoPortRead() in ring-0 or raw-mode context.
807	*
808	* @returns Strict VBox status code.
809	* @param pVM The cross context VM structure.
810	* @param pVCpu The cross context virtual CPU structure.
811	*/
812	VBOXSTRICTRC emR3ExecutePendingIoPortRead(PVM pVM, PVMCPU pVCpu)
813	{
814	CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_RIP \| CPUMCTX_EXTRN_RFLAGS \| CPUMCTX_EXTRN_RAX);
815
816	/* Get and clear the pending data. */
817	RTIOPORT const uPort = pVCpu->em.s.PendingIoPortAccess.uPort;
818	uint8_t const cbValue = pVCpu->em.s.PendingIoPortAccess.cbValue;
819	uint8_t const cbInstr = pVCpu->em.s.PendingIoPortAccess.cbInstr;
820	pVCpu->em.s.PendingIoPortAccess.cbValue = 0;
821
822	/* Assert sanity. */
823	switch (cbValue)
824	{
825	case 1: break;
826	case 2: break;
827	case 4: break;
828	default: AssertMsgFailedReturn(("cbValue=%#x\n", cbValue), VERR_EM_INTERNAL_ERROR);
829	}
830	AssertReturn(pVCpu->em.s.PendingIoPortAccess.uValue == UINT32_C(0x52454144) /* READ*/, VERR_EM_INTERNAL_ERROR);
831	AssertReturn(cbInstr <= 15 && cbInstr >= 1, VERR_EM_INTERNAL_ERROR);
832
833	/* Do the work.*/
834	uint32_t uValue = 0;
835	VBOXSTRICTRC rcStrict = IOMIOPortRead(pVM, pVCpu, uPort, &uValue, cbValue);
836	LogFlow(("EM/IN: %#x LB %u -> %Rrc, %#x\n", uPort, cbValue, VBOXSTRICTRC_VAL(rcStrict), uValue ));
837	if (IOM_SUCCESS(rcStrict))
838	{
839	if (cbValue == 4)
840	pVCpu->cpum.GstCtx.rax = uValue;
841	else if (cbValue == 2)
842	pVCpu->cpum.GstCtx.ax = (uint16_t)uValue;
843	else
844	pVCpu->cpum.GstCtx.al = (uint8_t)uValue;
845	pVCpu->cpum.GstCtx.rip += cbInstr;
846	pVCpu->cpum.GstCtx.rflags.Bits.u1RF = 0;
847	}
848	return rcStrict;
849	}
850
851
852	/**
853	* Debug loop.
854	*
855	* @returns VBox status code for EM.
856	* @param pVM The cross context VM structure.
857	* @param pVCpu The cross context virtual CPU structure.
858	* @param rc Current EM VBox status code.
859	*/
860	static VBOXSTRICTRC emR3Debug(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rc)
861	{
862	for (;;)
863	{
864	Log(("emR3Debug: rc=%Rrc\n", VBOXSTRICTRC_VAL(rc)));
865	const VBOXSTRICTRC rcLast = rc;
866
867	/*
868	* Debug related RC.
869	*/
870	switch (VBOXSTRICTRC_VAL(rc))
871	{
872	/*
873	* Single step an instruction.
874	*/
875	case VINF_EM_DBG_STEP:
876	if ( pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_RAW
877	\|\| pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER
878	\|\| pVCpu->em.s.fForceRAW /* paranoia */)
879	#ifdef VBOX_WITH_RAW_MODE
880	rc = emR3RawStep(pVM, pVCpu);
881	#else
882	AssertLogRelMsgFailedStmt(("Bad EM state."), VERR_EM_INTERNAL_ERROR);
883	#endif
884	else if (pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_HM)
885	rc = EMR3HmSingleInstruction(pVM, pVCpu, 0 /fFlags/);
886	else if (pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_NEM)
887	rc = VBOXSTRICTRC_TODO(emR3NemSingleInstruction(pVM, pVCpu, 0 /fFlags/));
888	#ifdef VBOX_WITH_REM
889	else if (pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_REM)
890	rc = emR3RemStep(pVM, pVCpu);
891	#endif
892	else
893	{
894	rc = IEMExecOne(pVCpu); /** @todo add dedicated interface... */
895	if (rc == VINF_SUCCESS \|\| rc == VINF_EM_RESCHEDULE)
896	rc = VINF_EM_DBG_STEPPED;
897	}
898	break;
899
900	/*
901	* Simple events: stepped, breakpoint, stop/assertion.
902	*/
903	case VINF_EM_DBG_STEPPED:
904	rc = DBGFR3Event(pVM, DBGFEVENT_STEPPED);
905	break;
906
907	case VINF_EM_DBG_BREAKPOINT:
908	rc = DBGFR3EventBreakpoint(pVM, DBGFEVENT_BREAKPOINT);
909	break;
910
911	case VINF_EM_DBG_STOP:
912	rc = DBGFR3EventSrc(pVM, DBGFEVENT_DEV_STOP, NULL, 0, NULL, NULL);
913	break;
914
915	case VINF_EM_DBG_EVENT:
916	rc = DBGFR3EventHandlePending(pVM, pVCpu);
917	break;
918
919	case VINF_EM_DBG_HYPER_STEPPED:
920	rc = DBGFR3Event(pVM, DBGFEVENT_STEPPED_HYPER);
921	break;
922
923	case VINF_EM_DBG_HYPER_BREAKPOINT:
924	rc = DBGFR3EventBreakpoint(pVM, DBGFEVENT_BREAKPOINT_HYPER);
925	break;
926
927	case VINF_EM_DBG_HYPER_ASSERTION:
928	RTPrintf("\nVINF_EM_DBG_HYPER_ASSERTION:\n%s%s\n", VMMR3GetRZAssertMsg1(pVM), VMMR3GetRZAssertMsg2(pVM));
929	RTLogFlush(NULL);
930	rc = DBGFR3EventAssertion(pVM, DBGFEVENT_ASSERTION_HYPER, VMMR3GetRZAssertMsg1(pVM), VMMR3GetRZAssertMsg2(pVM));
931	break;
932
933	/*
934	* Guru meditation.
935	*/
936	case VERR_VMM_RING0_ASSERTION: /** @todo Make a guru meditation event! */
937	rc = DBGFR3EventSrc(pVM, DBGFEVENT_FATAL_ERROR, "VERR_VMM_RING0_ASSERTION", 0, NULL, NULL);
938	break;
939	case VERR_REM_TOO_MANY_TRAPS: /** @todo Make a guru meditation event! */
940	rc = DBGFR3EventSrc(pVM, DBGFEVENT_DEV_STOP, "VERR_REM_TOO_MANY_TRAPS", 0, NULL, NULL);
941	break;
942	case VINF_EM_TRIPLE_FAULT: /** @todo Make a guru meditation event! */
943	rc = DBGFR3EventSrc(pVM, DBGFEVENT_DEV_STOP, "VINF_EM_TRIPLE_FAULT", 0, NULL, NULL);
944	break;
945
946	default: /** @todo don't use default for guru, but make special errors code! */
947	{
948	LogRel(("emR3Debug: rc=%Rrc\n", VBOXSTRICTRC_VAL(rc)));
949	rc = DBGFR3Event(pVM, DBGFEVENT_FATAL_ERROR);
950	break;
951	}
952	}
953
954	/*
955	* Process the result.
956	*/
957	switch (VBOXSTRICTRC_VAL(rc))
958	{
959	/*
960	* Continue the debugging loop.
961	*/
962	case VINF_EM_DBG_STEP:
963	case VINF_EM_DBG_STOP:
964	case VINF_EM_DBG_EVENT:
965	case VINF_EM_DBG_STEPPED:
966	case VINF_EM_DBG_BREAKPOINT:
967	case VINF_EM_DBG_HYPER_STEPPED:
968	case VINF_EM_DBG_HYPER_BREAKPOINT:
969	case VINF_EM_DBG_HYPER_ASSERTION:
970	break;
971
972	/*
973	* Resuming execution (in some form) has to be done here if we got
974	* a hypervisor debug event.
975	*/
976	case VINF_SUCCESS:
977	case VINF_EM_RESUME:
978	case VINF_EM_SUSPEND:
979	case VINF_EM_RESCHEDULE:
980	case VINF_EM_RESCHEDULE_RAW:
981	case VINF_EM_RESCHEDULE_REM:
982	case VINF_EM_HALT:
983	if (pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER)
984	{
985	#ifdef VBOX_WITH_RAW_MODE
986	rc = emR3RawResumeHyper(pVM, pVCpu);
987	if (rc != VINF_SUCCESS && RT_SUCCESS(rc))
988	continue;
989	#else
990	AssertLogRelMsgFailedReturn(("Not implemented\n"), VERR_EM_INTERNAL_ERROR);
991	#endif
992	}
993	if (rc == VINF_SUCCESS)
994	rc = VINF_EM_RESCHEDULE;
995	return rc;
996
997	/*
998	* The debugger isn't attached.
999	* We'll simply turn the thing off since that's the easiest thing to do.
1000	*/
1001	case VERR_DBGF_NOT_ATTACHED:
1002	switch (VBOXSTRICTRC_VAL(rcLast))
1003	{
1004	case VINF_EM_DBG_HYPER_STEPPED:
1005	case VINF_EM_DBG_HYPER_BREAKPOINT:
1006	case VINF_EM_DBG_HYPER_ASSERTION:
1007	case VERR_TRPM_PANIC:
1008	case VERR_TRPM_DONT_PANIC:
1009	case VERR_VMM_RING0_ASSERTION:
1010	case VERR_VMM_HYPER_CR3_MISMATCH:
1011	case VERR_VMM_RING3_CALL_DISABLED:
1012	return rcLast;
1013	}
1014	return VINF_EM_OFF;
1015
1016	/*
1017	* Status codes terminating the VM in one or another sense.
1018	*/
1019	case VINF_EM_TERMINATE:
1020	case VINF_EM_OFF:
1021	case VINF_EM_RESET:
1022	case VINF_EM_NO_MEMORY:
1023	case VINF_EM_RAW_STALE_SELECTOR:
1024	case VINF_EM_RAW_IRET_TRAP:
1025	case VERR_TRPM_PANIC:
1026	case VERR_TRPM_DONT_PANIC:
1027	case VERR_IEM_INSTR_NOT_IMPLEMENTED:
1028	case VERR_IEM_ASPECT_NOT_IMPLEMENTED:
1029	case VERR_VMM_RING0_ASSERTION:
1030	case VERR_VMM_HYPER_CR3_MISMATCH:
1031	case VERR_VMM_RING3_CALL_DISABLED:
1032	case VERR_INTERNAL_ERROR:
1033	case VERR_INTERNAL_ERROR_2:
1034	case VERR_INTERNAL_ERROR_3:
1035	case VERR_INTERNAL_ERROR_4:
1036	case VERR_INTERNAL_ERROR_5:
1037	case VERR_IPE_UNEXPECTED_STATUS:
1038	case VERR_IPE_UNEXPECTED_INFO_STATUS:
1039	case VERR_IPE_UNEXPECTED_ERROR_STATUS:
1040	return rc;
1041
1042	/*
1043	* The rest is unexpected, and will keep us here.
1044	*/
1045	default:
1046	AssertMsgFailed(("Unexpected rc %Rrc!\n", VBOXSTRICTRC_VAL(rc)));
1047	break;
1048	}
1049	} /* debug for ever */
1050	}
1051
1052
1053	#if defined(VBOX_WITH_REM) \|\| defined(DEBUG)
1054	/**
1055	* Steps recompiled code.
1056	*
1057	* @returns VBox status code. The most important ones are: VINF_EM_STEP_EVENT,
1058	* VINF_EM_RESCHEDULE, VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
1059	*
1060	* @param pVM The cross context VM structure.
1061	* @param pVCpu The cross context virtual CPU structure.
1062	*/
1063	static int emR3RemStep(PVM pVM, PVMCPU pVCpu)
1064	{
1065	Log3(("emR3RemStep: cs:eip=%04x:%08x\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1066
1067	# ifdef VBOX_WITH_REM
1068	EMRemLock(pVM);
1069
1070	/*
1071	* Switch to REM, step instruction, switch back.
1072	*/
1073	int rc = REMR3State(pVM, pVCpu);
1074	if (RT_SUCCESS(rc))
1075	{
1076	rc = REMR3Step(pVM, pVCpu);
1077	REMR3StateBack(pVM, pVCpu);
1078	}
1079	EMRemUnlock(pVM);
1080
1081	# else
1082	int rc = VBOXSTRICTRC_TODO(IEMExecOne(pVCpu)); NOREF(pVM);
1083	# endif
1084
1085	Log3(("emR3RemStep: returns %Rrc cs:eip=%04x:%08x\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1086	return rc;
1087	}
1088	#endif /* VBOX_WITH_REM \|\| DEBUG */
1089
1090
1091	#ifdef VBOX_WITH_REM
1092	/**
1093	* emR3RemExecute helper that syncs the state back from REM and leave the REM
1094	* critical section.
1095	*
1096	* @returns false - new fInREMState value.
1097	* @param pVM The cross context VM structure.
1098	* @param pVCpu The cross context virtual CPU structure.
1099	*/
1100	DECLINLINE(bool) emR3RemExecuteSyncBack(PVM pVM, PVMCPU pVCpu)
1101	{
1102	STAM_PROFILE_START(&pVCpu->em.s.StatREMSync, a);
1103	REMR3StateBack(pVM, pVCpu);
1104	STAM_PROFILE_STOP(&pVCpu->em.s.StatREMSync, a);
1105
1106	EMRemUnlock(pVM);
1107	return false;
1108	}
1109	#endif
1110
1111
1112	/**
1113	* Executes recompiled code.
1114	*
1115	* This function contains the recompiler version of the inner
1116	* execution loop (the outer loop being in EMR3ExecuteVM()).
1117	*
1118	* @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE,
1119	* VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
1120	*
1121	* @param pVM The cross context VM structure.
1122	* @param pVCpu The cross context virtual CPU structure.
1123	* @param pfFFDone Where to store an indicator telling whether or not
1124	* FFs were done before returning.
1125	*
1126	*/
1127	static int emR3RemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
1128	{
1129	#ifdef LOG_ENABLED
1130	uint32_t cpl = CPUMGetGuestCPL(pVCpu);
1131
1132	if (pVCpu->cpum.GstCtx.eflags.Bits.u1VM)
1133	Log(("EMV86: %04X:%08X IF=%d\n", pVCpu->cpum.GstCtx.cs.Sel, pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.eflags.Bits.u1IF));
1134	else
1135	Log(("EMR%d: %04X:%08X ESP=%08X IF=%d CR0=%x eflags=%x\n", cpl, pVCpu->cpum.GstCtx.cs.Sel, pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.esp, pVCpu->cpum.GstCtx.eflags.Bits.u1IF, (uint32_t)pVCpu->cpum.GstCtx.cr0, pVCpu->cpum.GstCtx.eflags.u));
1136	#endif
1137	STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatREMTotal, a);
1138
1139	#if defined(VBOX_STRICT) && defined(DEBUG_bird)
1140	AssertMsg( VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL)
1141	\|\| !MMHyperIsInsideArea(pVM, CPUMGetGuestEIP(pVCpu)), /** @todo @bugref{1419} - get flat address. */
1142	("cs:eip=%RX16:%RX32\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1143	#endif
1144
1145	/*
1146	* Spin till we get a forced action which returns anything but VINF_SUCCESS
1147	* or the REM suggests raw-mode execution.
1148	*/
1149	*pfFFDone = false;
1150	#ifdef VBOX_WITH_REM
1151	bool fInREMState = false;
1152	#else
1153	uint32_t cLoops = 0;
1154	#endif
1155	int rc = VINF_SUCCESS;
1156	for (;;)
1157	{
1158	#ifdef VBOX_WITH_REM
1159	/*
1160	* Lock REM and update the state if not already in sync.
1161	*
1162	* Note! Big lock, but you are not supposed to own any lock when
1163	* coming in here.
1164	*/
1165	if (!fInREMState)
1166	{
1167	EMRemLock(pVM);
1168	STAM_PROFILE_START(&pVCpu->em.s.StatREMSync, b);
1169
1170	/* Flush the recompiler translation blocks if the VCPU has changed,
1171	also force a full CPU state resync. */
1172	if (pVM->em.s.idLastRemCpu != pVCpu->idCpu)
1173	{
1174	REMFlushTBs(pVM);
1175	CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_ALL);
1176	}
1177	pVM->em.s.idLastRemCpu = pVCpu->idCpu;
1178
1179	rc = REMR3State(pVM, pVCpu);
1180
1181	STAM_PROFILE_STOP(&pVCpu->em.s.StatREMSync, b);
1182	if (RT_FAILURE(rc))
1183	break;
1184	fInREMState = true;
1185
1186	/*
1187	* We might have missed the raising of VMREQ, TIMER and some other
1188	* important FFs while we were busy switching the state. So, check again.
1189	*/
1190	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_REQUEST \| VM_FF_PDM_QUEUES \| VM_FF_DBGF \| VM_FF_CHECK_VM_STATE \| VM_FF_RESET)
1191	\|\| VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_TIMER \| VMCPU_FF_REQUEST))
1192	{
1193	LogFlow(("emR3RemExecute: Skipping run, because FF is set. %#x\n", pVM->fGlobalForcedActions));
1194	goto l_REMDoForcedActions;
1195	}
1196	}
1197	#endif
1198
1199	/*
1200	* Execute REM.
1201	*/
1202	if (RT_LIKELY(emR3IsExecutionAllowed(pVM, pVCpu)))
1203	{
1204	STAM_PROFILE_START(&pVCpu->em.s.StatREMExec, c);
1205	#ifdef VBOX_WITH_REM
1206	rc = REMR3Run(pVM, pVCpu);
1207	#else
1208	rc = VBOXSTRICTRC_TODO(IEMExecLots(pVCpu, NULL /pcInstructions/));
1209	#endif
1210	STAM_PROFILE_STOP(&pVCpu->em.s.StatREMExec, c);
1211	}
1212	else
1213	{
1214	/* Give up this time slice; virtual time continues */
1215	STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatCapped, u);
1216	RTThreadSleep(5);
1217	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatCapped, u);
1218	rc = VINF_SUCCESS;
1219	}
1220
1221	/*
1222	* Deal with high priority post execution FFs before doing anything
1223	* else. Sync back the state and leave the lock to be on the safe side.
1224	*/
1225	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
1226	\|\| VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
1227	{
1228	#ifdef VBOX_WITH_REM
1229	fInREMState = emR3RemExecuteSyncBack(pVM, pVCpu);
1230	#endif
1231	rc = VBOXSTRICTRC_TODO(emR3HighPriorityPostForcedActions(pVM, pVCpu, rc));
1232	}
1233
1234	/*
1235	* Process the returned status code.
1236	*/
1237	if (rc != VINF_SUCCESS)
1238	{
1239	if (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST)
1240	break;
1241	if (rc != VINF_REM_INTERRUPED_FF)
1242	{
1243	#ifndef VBOX_WITH_REM
1244	/* Try dodge unimplemented IEM trouble by reschduling. */
1245	if ( rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED
1246	\|\| rc == VERR_IEM_INSTR_NOT_IMPLEMENTED)
1247	{
1248	EMSTATE enmNewState = emR3Reschedule(pVM, pVCpu);
1249	if (enmNewState != EMSTATE_REM && enmNewState != EMSTATE_IEM_THEN_REM)
1250	{
1251	rc = VINF_EM_RESCHEDULE;
1252	break;
1253	}
1254	}
1255	#endif
1256
1257	/*
1258	* Anything which is not known to us means an internal error
1259	* and the termination of the VM!
1260	*/
1261	AssertMsg(rc == VERR_REM_TOO_MANY_TRAPS, ("Unknown GC return code: %Rra\n", rc));
1262	break;
1263	}
1264	}
1265
1266
1267	/*
1268	* Check and execute forced actions.
1269	*
1270	* Sync back the VM state and leave the lock before calling any of
1271	* these, you never know what's going to happen here.
1272	*/
1273	#ifdef VBOX_HIGH_RES_TIMERS_HACK
1274	TMTimerPollVoid(pVM, pVCpu);
1275	#endif
1276	AssertCompile(VMCPU_FF_ALL_REM_MASK & VMCPU_FF_TIMER);
1277	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_ALL_REM_MASK)
1278	\|\| VMCPU_FF_IS_ANY_SET(pVCpu,
1279	VMCPU_FF_ALL_REM_MASK
1280	& VM_WHEN_RAW_MODE(~(VMCPU_FF_CSAM_PENDING_ACTION \| VMCPU_FF_CSAM_SCAN_PAGE), UINT32_MAX)) )
1281	{
1282	#ifdef VBOX_WITH_REM
1283	l_REMDoForcedActions:
1284	if (fInREMState)
1285	fInREMState = emR3RemExecuteSyncBack(pVM, pVCpu);
1286	#endif
1287	STAM_REL_PROFILE_ADV_SUSPEND(&pVCpu->em.s.StatREMTotal, a);
1288	rc = emR3ForcedActions(pVM, pVCpu, rc);
1289	VBOXVMM_EM_FF_ALL_RET(pVCpu, rc);
1290	STAM_REL_PROFILE_ADV_RESUME(&pVCpu->em.s.StatREMTotal, a);
1291	if ( rc != VINF_SUCCESS
1292	&& rc != VINF_EM_RESCHEDULE_REM)
1293	{
1294	*pfFFDone = true;
1295	break;
1296	}
1297	}
1298
1299	#ifndef VBOX_WITH_REM
1300	/*
1301	* Have to check if we can get back to fast execution mode every so often.
1302	*/
1303	if (!(++cLoops & 7))
1304	{
1305	EMSTATE enmCheck = emR3Reschedule(pVM, pVCpu);
1306	if ( enmCheck != EMSTATE_REM
1307	&& enmCheck != EMSTATE_IEM_THEN_REM)
1308	return VINF_EM_RESCHEDULE;
1309	}
1310	#endif
1311
1312	} /* The Inner Loop, recompiled execution mode version. */
1313
1314
1315	#ifdef VBOX_WITH_REM
1316	/*
1317	* Returning. Sync back the VM state if required.
1318	*/
1319	if (fInREMState)
1320	fInREMState = emR3RemExecuteSyncBack(pVM, pVCpu);
1321	#endif
1322
1323	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatREMTotal, a);
1324	return rc;
1325	}
1326
1327
1328	#ifdef DEBUG
1329
1330	int emR3SingleStepExecRem(PVM pVM, PVMCPU pVCpu, uint32_t cIterations)
1331	{
1332	EMSTATE enmOldState = pVCpu->em.s.enmState;
1333
1334	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_REM;
1335
1336	Log(("Single step BEGIN:\n"));
1337	for (uint32_t i = 0; i < cIterations; i++)
1338	{
1339	DBGFR3PrgStep(pVCpu);
1340	DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "RSS");
1341	emR3RemStep(pVM, pVCpu);
1342	if (emR3Reschedule(pVM, pVCpu) != EMSTATE_REM)
1343	break;
1344	}
1345	Log(("Single step END:\n"));
1346	CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
1347	pVCpu->em.s.enmState = enmOldState;
1348	return VINF_EM_RESCHEDULE;
1349	}
1350
1351	#endif /* DEBUG */
1352
1353
1354	/**
1355	* Try execute the problematic code in IEM first, then fall back on REM if there
1356	* is too much of it or if IEM doesn't implement something.
1357	*
1358	* @returns Strict VBox status code from IEMExecLots.
1359	* @param pVM The cross context VM structure.
1360	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
1361	* @param pfFFDone Force flags done indicator.
1362	*
1363	* @thread EMT(pVCpu)
1364	*/
1365	static VBOXSTRICTRC emR3ExecuteIemThenRem(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
1366	{
1367	LogFlow(("emR3ExecuteIemThenRem: %04x:%RGv\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestRIP(pVCpu)));
1368	*pfFFDone = false;
1369
1370	/*
1371	* Execute in IEM for a while.
1372	*/
1373	while (pVCpu->em.s.cIemThenRemInstructions < 1024)
1374	{
1375	uint32_t cInstructions;
1376	VBOXSTRICTRC rcStrict = IEMExecLots(pVCpu, &cInstructions);
1377	pVCpu->em.s.cIemThenRemInstructions += cInstructions;
1378	if (rcStrict != VINF_SUCCESS)
1379	{
1380	if ( rcStrict == VERR_IEM_ASPECT_NOT_IMPLEMENTED
1381	\|\| rcStrict == VERR_IEM_INSTR_NOT_IMPLEMENTED)
1382	break;
1383
1384	Log(("emR3ExecuteIemThenRem: returns %Rrc after %u instructions\n",
1385	VBOXSTRICTRC_VAL(rcStrict), pVCpu->em.s.cIemThenRemInstructions));
1386	return rcStrict;
1387	}
1388
1389	EMSTATE enmNewState = emR3Reschedule(pVM, pVCpu);
1390	if (enmNewState != EMSTATE_REM && enmNewState != EMSTATE_IEM_THEN_REM)
1391	{
1392	LogFlow(("emR3ExecuteIemThenRem: -> %d (%s) after %u instructions\n",
1393	enmNewState, emR3GetStateName(enmNewState), pVCpu->em.s.cIemThenRemInstructions));
1394	pVCpu->em.s.enmPrevState = pVCpu->em.s.enmState;
1395	pVCpu->em.s.enmState = enmNewState;
1396	return VINF_SUCCESS;
1397	}
1398
1399	/*
1400	* Check for pending actions.
1401	*/
1402	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_ALL_REM_MASK)
1403	\|\| VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_ALL_REM_MASK & ~VMCPU_FF_UNHALT))
1404	return VINF_SUCCESS;
1405	}
1406
1407	/*
1408	* Switch to REM.
1409	*/
1410	Log(("emR3ExecuteIemThenRem: -> EMSTATE_REM (after %u instructions)\n", pVCpu->em.s.cIemThenRemInstructions));
1411	pVCpu->em.s.enmState = EMSTATE_REM;
1412	return VINF_SUCCESS;
1413	}
1414
1415
1416	/**
1417	* Decides whether to execute RAW, HWACC or REM.
1418	*
1419	* @returns new EM state
1420	* @param pVM The cross context VM structure.
1421	* @param pVCpu The cross context virtual CPU structure.
1422	*/
1423	EMSTATE emR3Reschedule(PVM pVM, PVMCPU pVCpu)
1424	{
1425	/*
1426	* When forcing raw-mode execution, things are simple.
1427	*/
1428	if (pVCpu->em.s.fForceRAW)
1429	return EMSTATE_RAW;
1430
1431	/*
1432	* We stay in the wait for SIPI state unless explicitly told otherwise.
1433	*/
1434	if (pVCpu->em.s.enmState == EMSTATE_WAIT_SIPI)
1435	return EMSTATE_WAIT_SIPI;
1436
1437	/*
1438	* Execute everything in IEM?
1439	*/
1440	if (pVM->em.s.fIemExecutesAll)
1441	return EMSTATE_IEM;
1442
1443	/* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1444	/* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1445	/* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1446
1447	X86EFLAGS EFlags = pVCpu->cpum.GstCtx.eflags;
1448	if (!VM_IS_RAW_MODE_ENABLED(pVM))
1449	{
1450	if (EMIsHwVirtExecutionEnabled(pVM))
1451	{
1452	if (VM_IS_HM_ENABLED(pVM))
1453	{
1454	if (HMCanExecuteGuest(pVCpu, &pVCpu->cpum.GstCtx))
1455	return EMSTATE_HM;
1456	}
1457	else if (NEMR3CanExecuteGuest(pVM, pVCpu))
1458	return EMSTATE_NEM;
1459
1460	/*
1461	* Note! Raw mode and hw accelerated mode are incompatible. The latter
1462	* turns off monitoring features essential for raw mode!
1463	*/
1464	return EMSTATE_IEM_THEN_REM;
1465	}
1466	}
1467
1468	/*
1469	* Standard raw-mode:
1470	*
1471	* Here we only support 16 & 32 bits protected mode ring 3 code that has no IO privileges
1472	* or 32 bits protected mode ring 0 code
1473	*
1474	* The tests are ordered by the likelihood of being true during normal execution.
1475	*/
1476	if (EFlags.u32 & (X86_EFL_TF /* \| HF_INHIBIT_IRQ_MASK*/))
1477	{
1478	Log2(("raw mode refused: EFlags=%#x\n", EFlags.u32));
1479	return EMSTATE_REM;
1480	}
1481
1482	# ifndef VBOX_RAW_V86
1483	if (EFlags.u32 & X86_EFL_VM) {
1484	Log2(("raw mode refused: VM_MASK\n"));
1485	return EMSTATE_REM;
1486	}
1487	# endif
1488
1489	/** @todo check up the X86_CR0_AM flag in respect to raw mode!!! We're probably not emulating it right! */
1490	uint32_t u32CR0 = pVCpu->cpum.GstCtx.cr0;
1491	if ((u32CR0 & (X86_CR0_PG \| X86_CR0_PE)) != (X86_CR0_PG \| X86_CR0_PE))
1492	{
1493	//Log2(("raw mode refused: %s%s%s\n", (u32CR0 & X86_CR0_PG) ? "" : " !PG", (u32CR0 & X86_CR0_PE) ? "" : " !PE", (u32CR0 & X86_CR0_AM) ? "" : " !AM"));
1494	return EMSTATE_REM;
1495	}
1496
1497	if (pVCpu->cpum.GstCtx.cr4 & X86_CR4_PAE)
1498	{
1499	uint32_t u32Dummy, u32Features;
1500
1501	CPUMGetGuestCpuId(pVCpu, 1, 0, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
1502	if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
1503	return EMSTATE_REM;
1504	}
1505
1506	unsigned uSS = pVCpu->cpum.GstCtx.ss.Sel;
1507	if ( pVCpu->cpum.GstCtx.eflags.Bits.u1VM
1508	\|\| (uSS & X86_SEL_RPL) == 3)
1509	{
1510	if (!EMIsRawRing3Enabled(pVM))
1511	return EMSTATE_REM;
1512
1513	if (!(EFlags.u32 & X86_EFL_IF))
1514	{
1515	Log2(("raw mode refused: IF (RawR3)\n"));
1516	return EMSTATE_REM;
1517	}
1518
1519	if (!(u32CR0 & X86_CR0_WP) && EMIsRawRing0Enabled(pVM))
1520	{
1521	Log2(("raw mode refused: CR0.WP + RawR0\n"));
1522	return EMSTATE_REM;
1523	}
1524	}
1525	else
1526	{
1527	if (!EMIsRawRing0Enabled(pVM))
1528	return EMSTATE_REM;
1529
1530	if (EMIsRawRing1Enabled(pVM))
1531	{
1532	/* Only ring 0 and 1 supervisor code. */
1533	if ((uSS & X86_SEL_RPL) == 2) /* ring 1 code is moved into ring 2, so we can't support ring-2 in that case. */
1534	{
1535	Log2(("raw r0 mode refused: CPL %d\n", uSS & X86_SEL_RPL));
1536	return EMSTATE_REM;
1537	}
1538	}
1539	/* Only ring 0 supervisor code. */
1540	else if ((uSS & X86_SEL_RPL) != 0)
1541	{
1542	Log2(("raw r0 mode refused: CPL %d\n", uSS & X86_SEL_RPL));
1543	return EMSTATE_REM;
1544	}
1545
1546	// Let's start with pure 32 bits ring 0 code first
1547	/** @todo What's pure 32-bit mode? flat? */
1548	if ( !(pVCpu->cpum.GstCtx.ss.Attr.n.u1DefBig)
1549	\|\| !(pVCpu->cpum.GstCtx.cs.Attr.n.u1DefBig))
1550	{
1551	Log2(("raw r0 mode refused: SS/CS not 32bit\n"));
1552	return EMSTATE_REM;
1553	}
1554
1555	/* Write protection must be turned on, or else the guest can overwrite our hypervisor code and data. */
1556	if (!(u32CR0 & X86_CR0_WP))
1557	{
1558	Log2(("raw r0 mode refused: CR0.WP=0!\n"));
1559	return EMSTATE_REM;
1560	}
1561
1562	# ifdef VBOX_WITH_RAW_MODE
1563	if (PATMShouldUseRawMode(pVM, (RTGCPTR)pVCpu->cpum.GstCtx.eip))
1564	{
1565	Log2(("raw r0 mode forced: patch code\n"));
1566	# ifdef VBOX_WITH_SAFE_STR
1567	Assert(pVCpu->cpum.GstCtx.tr.Sel);
1568	# endif
1569	return EMSTATE_RAW;
1570	}
1571	# endif /* VBOX_WITH_RAW_MODE */
1572
1573	# if !defined(VBOX_ALLOW_IF0) && !defined(VBOX_RUN_INTERRUPT_GATE_HANDLERS)
1574	if (!(EFlags.u32 & X86_EFL_IF))
1575	{
1576	////Log2(("R0: IF=0 VIF=%d %08X\n", eip, pVMeflags));
1577	//Log2(("RR0: Interrupts turned off; fall back to emulation\n"));
1578	return EMSTATE_REM;
1579	}
1580	# endif
1581
1582	# ifndef VBOX_WITH_RAW_RING1
1583	/** @todo still necessary??? */
1584	if (EFlags.Bits.u2IOPL != 0)
1585	{
1586	Log2(("raw r0 mode refused: IOPL %d\n", EFlags.Bits.u2IOPL));
1587	return EMSTATE_REM;
1588	}
1589	# endif
1590	}
1591
1592	/*
1593	* Stale hidden selectors means raw-mode is unsafe (being very careful).
1594	*/
1595	if (pVCpu->cpum.GstCtx.cs.fFlags & CPUMSELREG_FLAGS_STALE)
1596	{
1597	Log2(("raw mode refused: stale CS\n"));
1598	return EMSTATE_REM;
1599	}
1600	if (pVCpu->cpum.GstCtx.ss.fFlags & CPUMSELREG_FLAGS_STALE)
1601	{
1602	Log2(("raw mode refused: stale SS\n"));
1603	return EMSTATE_REM;
1604	}
1605	if (pVCpu->cpum.GstCtx.ds.fFlags & CPUMSELREG_FLAGS_STALE)
1606	{
1607	Log2(("raw mode refused: stale DS\n"));
1608	return EMSTATE_REM;
1609	}
1610	if (pVCpu->cpum.GstCtx.es.fFlags & CPUMSELREG_FLAGS_STALE)
1611	{
1612	Log2(("raw mode refused: stale ES\n"));
1613	return EMSTATE_REM;
1614	}
1615	if (pVCpu->cpum.GstCtx.fs.fFlags & CPUMSELREG_FLAGS_STALE)
1616	{
1617	Log2(("raw mode refused: stale FS\n"));
1618	return EMSTATE_REM;
1619	}
1620	if (pVCpu->cpum.GstCtx.gs.fFlags & CPUMSELREG_FLAGS_STALE)
1621	{
1622	Log2(("raw mode refused: stale GS\n"));
1623	return EMSTATE_REM;
1624	}
1625
1626	# ifdef VBOX_WITH_SAFE_STR
1627	if (pVCpu->cpum.GstCtx.tr.Sel == 0)
1628	{
1629	Log(("Raw mode refused -> TR=0\n"));
1630	return EMSTATE_REM;
1631	}
1632	# endif
1633
1634	/Assert(PGMPhysIsA20Enabled(pVCpu));/
1635	return EMSTATE_RAW;
1636	}
1637
1638
1639	/**
1640	* Executes all high priority post execution force actions.
1641	*
1642	* @returns Strict VBox status code. Typically @a rc, but may be upgraded to
1643	* fatal error status code.
1644	*
1645	* @param pVM The cross context VM structure.
1646	* @param pVCpu The cross context virtual CPU structure.
1647	* @param rc The current strict VBox status code rc.
1648	*/
1649	VBOXSTRICTRC emR3HighPriorityPostForcedActions(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rc)
1650	{
1651	VBOXVMM_EM_FF_HIGH(pVCpu, pVM->fGlobalForcedActions, pVCpu->fLocalForcedActions, VBOXSTRICTRC_VAL(rc));
1652
1653	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_PDM_CRITSECT))
1654	PDMCritSectBothFF(pVCpu);
1655
1656	/* Update CR3 (Nested Paging case for HM). */
1657	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_HM_UPDATE_CR3))
1658	{
1659	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, CPUMCTX_EXTRN_CR0 \| CPUMCTX_EXTRN_CR3 \| CPUMCTX_EXTRN_CR4 \| CPUMCTX_EXTRN_EFER, rc);
1660	int rc2 = PGMUpdateCR3(pVCpu, CPUMGetGuestCR3(pVCpu));
1661	if (RT_FAILURE(rc2))
1662	return rc2;
1663	Assert(!VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_HM_UPDATE_CR3));
1664	}
1665
1666	/* Update PAE PDPEs. This must be done after PGMUpdateCR3() and used only by the Nested Paging case for HM. */
1667	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_HM_UPDATE_PAE_PDPES))
1668	{
1669	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, CPUMCTX_EXTRN_CR0 \| CPUMCTX_EXTRN_CR3 \| CPUMCTX_EXTRN_CR4 \| CPUMCTX_EXTRN_EFER, rc);
1670	if (CPUMIsGuestInPAEMode(pVCpu))
1671	{
1672	PX86PDPE pPdpes = HMGetPaePdpes(pVCpu);
1673	AssertPtr(pPdpes);
1674
1675	PGMGstUpdatePaePdpes(pVCpu, pPdpes);
1676	Assert(!VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_HM_UPDATE_PAE_PDPES));
1677	}
1678	else
1679	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_HM_UPDATE_PAE_PDPES);
1680	}
1681
1682	/* IEM has pending work (typically memory write after INS instruction). */
1683	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_IEM))
1684	rc = IEMR3ProcessForceFlag(pVM, pVCpu, rc);
1685
1686	/* IOM has pending work (comitting an I/O or MMIO write). */
1687	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_IOM))
1688	{
1689	rc = IOMR3ProcessForceFlag(pVM, pVCpu, rc);
1690	if (pVCpu->em.s.idxContinueExitRec >= RT_ELEMENTS(pVCpu->em.s.aExitRecords))
1691	{ /* half likely, or at least it's a line shorter. */ }
1692	else if (rc == VINF_SUCCESS)
1693	rc = VINF_EM_RESUME_R3_HISTORY_EXEC;
1694	else
1695	pVCpu->em.s.idxContinueExitRec = UINT16_MAX;
1696	}
1697
1698	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
1699	/*
1700	* VMX Nested-guest APIC-write pending (can cause VM-exits).
1701	* Takes priority over even SMI and INIT signals.
1702	* See Intel spec. 29.4.3.2 "APIC-Write Emulation".
1703	*/
1704	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_VMX_APIC_WRITE))
1705	{
1706	rc = VBOXSTRICTRC_VAL(IEMExecVmxVmexitApicWrite(pVCpu));
1707	Assert(rc != VINF_VMX_INTERCEPT_NOT_ACTIVE);
1708	}
1709	#endif
1710
1711	#ifdef VBOX_WITH_RAW_MODE
1712	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_CSAM_PENDING_ACTION))
1713	CSAMR3DoPendingAction(pVM, pVCpu);
1714	#endif
1715
1716	if (VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY))
1717	{
1718	if ( rc > VINF_EM_NO_MEMORY
1719	&& rc <= VINF_EM_LAST)
1720	rc = VINF_EM_NO_MEMORY;
1721	}
1722
1723	return rc;
1724	}
1725
1726
1727	/**
1728	* Helper for emR3ForcedActions() for VMX interrupt-window VM-exits.
1729	*
1730	* @returns VBox status code.
1731	* @param pVCpu The cross context virtual CPU structure.
1732	*/
1733	static int emR3VmxNstGstIntrWindowExit(PVMCPU pVCpu)
1734	{
1735	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
1736	Assert(CPUMIsGuestInVmxNonRootMode(&pVCpu->cpum.GstCtx));
1737	if (CPUMIsGuestVmxProcCtlsSet(pVCpu, &pVCpu->cpum.GstCtx, VMX_PROC_CTLS_INT_WINDOW_EXIT))
1738	{
1739	CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_VMX_VMEXIT_MASK);
1740	VBOXSTRICTRC rcStrict = IEMExecVmxVmexitIntWindow(pVCpu);
1741	if (RT_SUCCESS(rcStrict))
1742	{
1743	Assert(rcStrict != VINF_PGM_CHANGE_MODE);
1744	Assert(rcStrict != VINF_VMX_VMEXIT);
1745	return VBOXSTRICTRC_VAL(rcStrict);
1746	}
1747	AssertMsgFailed(("Interrupt-window Vm-exit failed! rc=%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
1748	return VINF_EM_TRIPLE_FAULT;
1749	}
1750	#else
1751	RT_NOREF(pVCpu);
1752	#endif
1753	return VINF_NO_CHANGE;
1754	}
1755
1756
1757	/**
1758	* Helper for emR3ForcedActions() for SVM interrupt intercept.
1759	*
1760	* @returns VBox status code.
1761	* @param pVCpu The cross context virtual CPU structure.
1762	*/
1763	static int emR3SvmNstGstIntrIntercept(PVMCPU pVCpu)
1764	{
1765	#ifdef VBOX_WITH_NESTED_HWVIRT_SVM
1766	Assert(CPUMIsGuestInSvmNestedHwVirtMode(&pVCpu->cpum.GstCtx));
1767	if (CPUMIsGuestSvmCtrlInterceptSet(pVCpu, &pVCpu->cpum.GstCtx, SVM_CTRL_INTERCEPT_INTR))
1768	{
1769	CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_SVM_VMEXIT_MASK);
1770	VBOXSTRICTRC rcStrict = IEMExecSvmVmexit(pVCpu, SVM_EXIT_INTR, 0, 0);
1771	if (RT_SUCCESS(rcStrict))
1772	{
1773	Assert(rcStrict != VINF_PGM_CHANGE_MODE);
1774	Assert(rcStrict != VINF_SVM_VMEXIT);
1775	return VBOXSTRICTRC_VAL(rcStrict);
1776	}
1777	AssertMsgFailed(("INTR #VMEXIT failed! rc=%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
1778	return VINF_EM_TRIPLE_FAULT;
1779	}
1780	#else
1781	NOREF(pVCpu);
1782	#endif
1783	return VINF_NO_CHANGE;
1784	}
1785
1786
1787	/**
1788	* Helper for emR3ForcedActions() for SVM virtual interrupt intercept.
1789	*
1790	* @returns VBox status code.
1791	* @param pVCpu The cross context virtual CPU structure.
1792	*/
1793	static int emR3SvmNstGstVirtIntrIntercept(PVMCPU pVCpu)
1794	{
1795	#ifdef VBOX_WITH_NESTED_HWVIRT_SVM
1796	if (CPUMIsGuestSvmCtrlInterceptSet(pVCpu, &pVCpu->cpum.GstCtx, SVM_CTRL_INTERCEPT_VINTR))
1797	{
1798	CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_SVM_VMEXIT_MASK);
1799	VBOXSTRICTRC rcStrict = IEMExecSvmVmexit(pVCpu, SVM_EXIT_VINTR, 0, 0);
1800	if (RT_SUCCESS(rcStrict))
1801	{
1802	Assert(rcStrict != VINF_PGM_CHANGE_MODE);
1803	Assert(rcStrict != VINF_SVM_VMEXIT);
1804	return VBOXSTRICTRC_VAL(rcStrict);
1805	}
1806	AssertMsgFailed(("VINTR #VMEXIT failed! rc=%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
1807	return VINF_EM_TRIPLE_FAULT;
1808	}
1809	#else
1810	NOREF(pVCpu);
1811	#endif
1812	return VINF_NO_CHANGE;
1813	}
1814
1815
1816	/**
1817	* Executes all pending forced actions.
1818	*
1819	* Forced actions can cause execution delays and execution
1820	* rescheduling. The first we deal with using action priority, so
1821	* that for instance pending timers aren't scheduled and ran until
1822	* right before execution. The rescheduling we deal with using
1823	* return codes. The same goes for VM termination, only in that case
1824	* we exit everything.
1825	*
1826	* @returns VBox status code of equal or greater importance/severity than rc.
1827	* The most important ones are: VINF_EM_RESCHEDULE,
1828	* VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
1829	*
1830	* @param pVM The cross context VM structure.
1831	* @param pVCpu The cross context virtual CPU structure.
1832	* @param rc The current rc.
1833	*
1834	*/
1835	int emR3ForcedActions(PVM pVM, PVMCPU pVCpu, int rc)
1836	{
1837	STAM_REL_PROFILE_START(&pVCpu->em.s.StatForcedActions, a);
1838	#ifdef VBOX_STRICT
1839	int rcIrq = VINF_SUCCESS;
1840	#endif
1841	int rc2;
1842	#define UPDATE_RC() \
1843	do { \
1844	AssertMsg(rc2 <= 0 \|\| (rc2 >= VINF_EM_FIRST && rc2 <= VINF_EM_LAST), ("Invalid FF return code: %Rra\n", rc2)); \
1845	if (rc2 == VINF_SUCCESS \|\| rc < VINF_SUCCESS) \
1846	break; \
1847	if (!rc \|\| rc2 < rc) \
1848	rc = rc2; \
1849	} while (0)
1850	VBOXVMM_EM_FF_ALL(pVCpu, pVM->fGlobalForcedActions, pVCpu->fLocalForcedActions, rc);
1851
1852	/*
1853	* Post execution chunk first.
1854	*/
1855	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_NORMAL_PRIORITY_POST_MASK)
1856	\|\| (VMCPU_FF_NORMAL_PRIORITY_POST_MASK && VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_NORMAL_PRIORITY_POST_MASK)) )
1857	{
1858	/*
1859	* EMT Rendezvous (must be serviced before termination).
1860	*/
1861	if (VM_FF_IS_SET(pVM, VM_FF_EMT_RENDEZVOUS))
1862	{
1863	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
1864	rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
1865	UPDATE_RC();
1866	/** @todo HACK ALERT! The following test is to make sure EM+TM
1867	* thinks the VM is stopped/reset before the next VM state change
1868	* is made. We need a better solution for this, or at least make it
1869	* possible to do: (rc >= VINF_EM_FIRST && rc <=
1870	* VINF_EM_SUSPEND). */
1871	if (RT_UNLIKELY(rc == VINF_EM_SUSPEND \|\| rc == VINF_EM_RESET \|\| rc == VINF_EM_OFF))
1872	{
1873	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
1874	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1875	return rc;
1876	}
1877	}
1878
1879	/*
1880	* State change request (cleared by vmR3SetStateLocked).
1881	*/
1882	if (VM_FF_IS_SET(pVM, VM_FF_CHECK_VM_STATE))
1883	{
1884	VMSTATE enmState = VMR3GetState(pVM);
1885	switch (enmState)
1886	{
1887	case VMSTATE_FATAL_ERROR:
1888	case VMSTATE_FATAL_ERROR_LS:
1889	case VMSTATE_GURU_MEDITATION:
1890	case VMSTATE_GURU_MEDITATION_LS:
1891	Log2(("emR3ForcedActions: %s -> VINF_EM_SUSPEND\n", VMGetStateName(enmState) ));
1892	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1893	return VINF_EM_SUSPEND;
1894
1895	case VMSTATE_DESTROYING:
1896	Log2(("emR3ForcedActions: %s -> VINF_EM_TERMINATE\n", VMGetStateName(enmState) ));
1897	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1898	return VINF_EM_TERMINATE;
1899
1900	default:
1901	AssertMsgFailed(("%s\n", VMGetStateName(enmState)));
1902	}
1903	}
1904
1905	/*
1906	* Debugger Facility polling.
1907	*/
1908	if ( VM_FF_IS_SET(pVM, VM_FF_DBGF)
1909	\|\| VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_DBGF) )
1910	{
1911	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
1912	rc2 = DBGFR3VMMForcedAction(pVM, pVCpu);
1913	UPDATE_RC();
1914	}
1915
1916	/*
1917	* Postponed reset request.
1918	*/
1919	if (VM_FF_TEST_AND_CLEAR(pVM, VM_FF_RESET))
1920	{
1921	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
1922	rc2 = VBOXSTRICTRC_TODO(VMR3ResetFF(pVM));
1923	UPDATE_RC();
1924	}
1925
1926	#ifdef VBOX_WITH_RAW_MODE
1927	/*
1928	* CSAM page scanning.
1929	*/
1930	if ( !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY)
1931	&& VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_CSAM_SCAN_PAGE))
1932	{
1933	/** @todo check for 16 or 32 bits code! (D bit in the code selector) */
1934	Log(("Forced action VMCPU_FF_CSAM_SCAN_PAGE\n"));
1935	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
1936	CSAMR3CheckCodeEx(pVM, &pVCpu->cpum.GstCtx, pVCpu->cpum.GstCtx.eip);
1937	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_CSAM_SCAN_PAGE);
1938	}
1939	#endif
1940
1941	/*
1942	* Out of memory? Putting this after CSAM as it may in theory cause us to run out of memory.
1943	*/
1944	if (VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY))
1945	{
1946	rc2 = PGMR3PhysAllocateHandyPages(pVM);
1947	UPDATE_RC();
1948	if (rc == VINF_EM_NO_MEMORY)
1949	return rc;
1950	}
1951
1952	/* check that we got them all */
1953	AssertCompile(VM_FF_NORMAL_PRIORITY_POST_MASK == (VM_FF_CHECK_VM_STATE \| VM_FF_DBGF \| VM_FF_RESET \| VM_FF_PGM_NO_MEMORY \| VM_FF_EMT_RENDEZVOUS));
1954	AssertCompile(VMCPU_FF_NORMAL_PRIORITY_POST_MASK == (VM_WHEN_RAW_MODE(VMCPU_FF_CSAM_SCAN_PAGE, 0) \| VMCPU_FF_DBGF));
1955	}
1956
1957	/*
1958	* Normal priority then.
1959	* (Executed in no particular order.)
1960	*/
1961	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_NORMAL_PRIORITY_MASK, VM_FF_PGM_NO_MEMORY))
1962	{
1963	/*
1964	* PDM Queues are pending.
1965	*/
1966	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PDM_QUEUES, VM_FF_PGM_NO_MEMORY))
1967	PDMR3QueueFlushAll(pVM);
1968
1969	/*
1970	* PDM DMA transfers are pending.
1971	*/
1972	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PDM_DMA, VM_FF_PGM_NO_MEMORY))
1973	PDMR3DmaRun(pVM);
1974
1975	/*
1976	* EMT Rendezvous (make sure they are handled before the requests).
1977	*/
1978	if (VM_FF_IS_SET(pVM, VM_FF_EMT_RENDEZVOUS))
1979	{
1980	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
1981	rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
1982	UPDATE_RC();
1983	/** @todo HACK ALERT! The following test is to make sure EM+TM
1984	* thinks the VM is stopped/reset before the next VM state change
1985	* is made. We need a better solution for this, or at least make it
1986	* possible to do: (rc >= VINF_EM_FIRST && rc <=
1987	* VINF_EM_SUSPEND). */
1988	if (RT_UNLIKELY(rc == VINF_EM_SUSPEND \|\| rc == VINF_EM_RESET \|\| rc == VINF_EM_OFF))
1989	{
1990	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
1991	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1992	return rc;
1993	}
1994	}
1995
1996	/*
1997	* Requests from other threads.
1998	*/
1999	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_REQUEST, VM_FF_PGM_NO_MEMORY))
2000	{
2001	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
2002	rc2 = VMR3ReqProcessU(pVM->pUVM, VMCPUID_ANY, false /fPriorityOnly/);
2003	if (rc2 == VINF_EM_OFF \|\| rc2 == VINF_EM_TERMINATE) /** @todo this shouldn't be necessary */
2004	{
2005	Log2(("emR3ForcedActions: returns %Rrc\n", rc2));
2006	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2007	return rc2;
2008	}
2009	UPDATE_RC();
2010	/** @todo HACK ALERT! The following test is to make sure EM+TM
2011	* thinks the VM is stopped/reset before the next VM state change
2012	* is made. We need a better solution for this, or at least make it
2013	* possible to do: (rc >= VINF_EM_FIRST && rc <=
2014	* VINF_EM_SUSPEND). */
2015	if (RT_UNLIKELY(rc == VINF_EM_SUSPEND \|\| rc == VINF_EM_RESET \|\| rc == VINF_EM_OFF))
2016	{
2017	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
2018	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2019	return rc;
2020	}
2021	}
2022
2023	#ifdef VBOX_WITH_REM
2024	/* Replay the handler notification changes. */
2025	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_REM_HANDLER_NOTIFY, VM_FF_PGM_NO_MEMORY))
2026	{
2027	/* Try not to cause deadlocks. */
2028	if ( pVM->cCpus == 1
2029	\|\| ( !PGMIsLockOwner(pVM)
2030	&& !IOMIsLockWriteOwner(pVM))
2031	)
2032	{
2033	EMRemLock(pVM);
2034	REMR3ReplayHandlerNotifications(pVM);
2035	EMRemUnlock(pVM);
2036	}
2037	}
2038	#endif
2039
2040	/* check that we got them all */
2041	AssertCompile(VM_FF_NORMAL_PRIORITY_MASK == (VM_FF_REQUEST \| VM_FF_PDM_QUEUES \| VM_FF_PDM_DMA \| VM_FF_REM_HANDLER_NOTIFY \| VM_FF_EMT_RENDEZVOUS));
2042	}
2043
2044	/*
2045	* Normal priority then. (per-VCPU)
2046	* (Executed in no particular order.)
2047	*/
2048	if ( !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY)
2049	&& VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_NORMAL_PRIORITY_MASK))
2050	{
2051	/*
2052	* Requests from other threads.
2053	*/
2054	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_REQUEST))
2055	{
2056	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
2057	rc2 = VMR3ReqProcessU(pVM->pUVM, pVCpu->idCpu, false /fPriorityOnly/);
2058	if (rc2 == VINF_EM_OFF \|\| rc2 == VINF_EM_TERMINATE \|\| rc2 == VINF_EM_RESET)
2059	{
2060	Log2(("emR3ForcedActions: returns %Rrc\n", rc2));
2061	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2062	return rc2;
2063	}
2064	UPDATE_RC();
2065	/** @todo HACK ALERT! The following test is to make sure EM+TM
2066	* thinks the VM is stopped/reset before the next VM state change
2067	* is made. We need a better solution for this, or at least make it
2068	* possible to do: (rc >= VINF_EM_FIRST && rc <=
2069	* VINF_EM_SUSPEND). */
2070	if (RT_UNLIKELY(rc == VINF_EM_SUSPEND \|\| rc == VINF_EM_RESET \|\| rc == VINF_EM_OFF))
2071	{
2072	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
2073	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2074	return rc;
2075	}
2076	}
2077
2078	/* check that we got them all */
2079	Assert(!(VMCPU_FF_NORMAL_PRIORITY_MASK & ~VMCPU_FF_REQUEST));
2080	}
2081
2082	/*
2083	* High priority pre execution chunk last.
2084	* (Executed in ascending priority order.)
2085	*/
2086	if ( VM_FF_IS_ANY_SET(pVM, VM_FF_HIGH_PRIORITY_PRE_MASK)
2087	\|\| VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_MASK))
2088	{
2089	/*
2090	* Timers before interrupts.
2091	*/
2092	if ( VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_TIMER)
2093	&& !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY))
2094	TMR3TimerQueuesDo(pVM);
2095
2096	/*
2097	* Pick up asynchronously posted interrupts into the APIC.
2098	*/
2099	if (VMCPU_FF_TEST_AND_CLEAR(pVCpu, VMCPU_FF_UPDATE_APIC))
2100	APICUpdatePendingInterrupts(pVCpu);
2101
2102	/*
2103	* The instruction following an emulated STI should always be executed!
2104	*
2105	* Note! We intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here if
2106	* the eip is the same as the inhibited instr address. Before we
2107	* are able to execute this instruction in raw mode (iret to
2108	* guest code) an external interrupt might force a world switch
2109	* again. Possibly allowing a guest interrupt to be dispatched
2110	* in the process. This could break the guest. Sounds very
2111	* unlikely, but such timing sensitive problem are not as rare as
2112	* you might think.
2113	*/
2114	if ( VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS)
2115	&& !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY))
2116	{
2117	CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_RIP);
2118	if (CPUMGetGuestRIP(pVCpu) != EMGetInhibitInterruptsPC(pVCpu))
2119	{
2120	Log(("Clearing VMCPU_FF_INHIBIT_INTERRUPTS at %RGv - successor %RGv\n", (RTGCPTR)CPUMGetGuestRIP(pVCpu), EMGetInhibitInterruptsPC(pVCpu)));
2121	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
2122	}
2123	else
2124	Log(("Leaving VMCPU_FF_INHIBIT_INTERRUPTS set at %RGv\n", (RTGCPTR)CPUMGetGuestRIP(pVCpu)));
2125	}
2126
2127	/** @todo SMIs. If we implement SMIs, this is where they will have to be
2128	* delivered. */
2129
2130	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
2131	/*
2132	* VMX Nested-guest monitor-trap flag (MTF) VM-exit.
2133	* Takes priority over "Traps on the previous instruction".
2134	* See Intel spec. 6.9 "Priority Among Simultaneous Exceptions And Interrupts".
2135	*/
2136	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_VMX_MTF))
2137	{
2138	rc2 = VBOXSTRICTRC_VAL(IEMExecVmxVmexitMtf(pVCpu));
2139	Assert(rc2 != VINF_VMX_INTERCEPT_NOT_ACTIVE);
2140	UPDATE_RC();
2141	}
2142
2143	/*
2144	* VMX Nested-guest preemption timer VM-exit.
2145	* Takes priority over non-maskable interrupts (NMIs).
2146	*/
2147	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_VMX_PREEMPT_TIMER))
2148	{
2149	rc2 = VBOXSTRICTRC_VAL(IEMExecVmxVmexitPreemptTimer(pVCpu));
2150	if (rc2 == VINF_VMX_INTERCEPT_NOT_ACTIVE)
2151	rc2 = VINF_SUCCESS;
2152	UPDATE_RC();
2153	}
2154	#endif
2155
2156	/*
2157	* Guest event injection.
2158	*/
2159	bool fWakeupPending = false;
2160	if ( !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY)
2161	&& (!rc \|\| rc >= VINF_EM_RESCHEDULE_HM)
2162	&& !VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS) /* Interrupt shadows block both NMIs and interrupts. */
2163	&& !TRPMHasTrap(pVCpu)) /* An event could already be scheduled for dispatching. */
2164	{
2165	/*
2166	* NMIs (take priority over external interrupts).
2167	*/
2168	Assert(!HMR3IsEventPending(pVCpu));
2169	if ( VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INTERRUPT_NMI)
2170	&& !VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_BLOCK_NMIS))
2171	{
2172	rc2 = TRPMAssertTrap(pVCpu, X86_XCPT_NMI, TRPM_TRAP);
2173	if (rc2 == VINF_SUCCESS)
2174	{
2175	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INTERRUPT_NMI);
2176	VMCPU_FF_SET(pVCpu, VMCPU_FF_BLOCK_NMIS);
2177	fWakeupPending = true;
2178	if (pVM->em.s.fIemExecutesAll)
2179	rc2 = VINF_EM_RESCHEDULE;
2180	else
2181	{
2182	rc2 = HMR3IsActive(pVCpu) ? VINF_EM_RESCHEDULE_HM
2183	: VM_IS_NEM_ENABLED(pVM) ? VINF_EM_RESCHEDULE
2184	: VINF_EM_RESCHEDULE_REM;
2185	}
2186	}
2187	UPDATE_RC();
2188	}
2189	else
2190	{
2191	/*
2192	* External Interrupts.
2193	*/
2194	bool fGif = CPUMGetGuestGif(&pVCpu->cpum.GstCtx);
2195	#ifdef VBOX_WITH_RAW_MODE
2196	fGif &= !PATMIsPatchGCAddr(pVM, pVCpu->cpum.GstCtx.eip);
2197	#endif
2198	if (fGif)
2199	{
2200	/*
2201	* With VMX, virtual interrupts takes priority over physical interrupts.
2202	* With SVM, physical interrupts takes priority over virtual interrupts.
2203	*/
2204	if ( VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INTERRUPT_NESTED_GUEST)
2205	&& CPUMIsGuestInVmxNonRootMode(&pVCpu->cpum.GstCtx)
2206	&& CPUMIsGuestVmxVirtIntrEnabled(pVCpu, &pVCpu->cpum.GstCtx))
2207	{
2208	/** @todo NSTVMX: virtual-interrupt delivery. */
2209	rc2 = VINF_NO_CHANGE;
2210	}
2211	else if ( VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC)
2212	&& CPUMIsGuestPhysIntrEnabled(pVCpu))
2213	{
2214	bool fInjected = false;
2215	Assert(pVCpu->em.s.enmState != EMSTATE_WAIT_SIPI);
2216
2217	if (CPUMIsGuestInVmxNonRootMode(&pVCpu->cpum.GstCtx))
2218	rc2 = emR3VmxNstGstIntrWindowExit(pVCpu);
2219	else if (CPUMIsGuestInSvmNestedHwVirtMode(&pVCpu->cpum.GstCtx))
2220	rc2 = emR3SvmNstGstIntrIntercept(pVCpu);
2221	else
2222	rc2 = VINF_NO_CHANGE;
2223
2224	if (rc2 == VINF_NO_CHANGE)
2225	{
2226	CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_XCPT_MASK);
2227	/** @todo this really isn't nice, should properly handle this */
2228	rc2 = TRPMR3InjectEvent(pVM, pVCpu, TRPM_HARDWARE_INT, &fInjected);
2229	fWakeupPending = true;
2230	if ( pVM->em.s.fIemExecutesAll
2231	&& ( rc2 == VINF_EM_RESCHEDULE_REM
2232	\|\| rc2 == VINF_EM_RESCHEDULE_HM
2233	\|\| rc2 == VINF_EM_RESCHEDULE_RAW))
2234	{
2235	rc2 = VINF_EM_RESCHEDULE;
2236	}
2237	}
2238	#ifdef VBOX_STRICT
2239	if (fInjected)
2240	rcIrq = rc2;
2241	#endif
2242	UPDATE_RC();
2243	}
2244	else if ( VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INTERRUPT_NESTED_GUEST)
2245	&& CPUMIsGuestInSvmNestedHwVirtMode(&pVCpu->cpum.GstCtx)
2246	&& CPUMIsGuestSvmVirtIntrEnabled(pVCpu, &pVCpu->cpum.GstCtx))
2247	{
2248	rc2 = emR3SvmNstGstVirtIntrIntercept(pVCpu);
2249	if (rc2 == VINF_NO_CHANGE)
2250	{
2251	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INTERRUPT_NESTED_GUEST);
2252	uint8_t const uNstGstVector = CPUMGetGuestSvmVirtIntrVector(&pVCpu->cpum.GstCtx);
2253	AssertMsg(uNstGstVector > 0 && uNstGstVector <= X86_XCPT_LAST, ("Invalid VINTR %#x\n", uNstGstVector));
2254	TRPMAssertTrap(pVCpu, uNstGstVector, TRPM_HARDWARE_INT);
2255	Log(("EM: Asserting nested-guest virt. hardware intr: %#x\n", uNstGstVector));
2256	rc2 = VINF_EM_RESCHEDULE;
2257	#ifdef VBOX_STRICT
2258	rcIrq = rc2;
2259	#endif
2260	}
2261	UPDATE_RC();
2262	}
2263	}
2264	}
2265	}
2266
2267	/*
2268	* Allocate handy pages.
2269	*/
2270	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PGM_NEED_HANDY_PAGES, VM_FF_PGM_NO_MEMORY))
2271	{
2272	rc2 = PGMR3PhysAllocateHandyPages(pVM);
2273	UPDATE_RC();
2274	}
2275
2276	/*
2277	* Debugger Facility request.
2278	*/
2279	if ( ( VM_FF_IS_SET(pVM, VM_FF_DBGF)
2280	\|\| VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_DBGF) )
2281	&& !VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY) )
2282	{
2283	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
2284	rc2 = DBGFR3VMMForcedAction(pVM, pVCpu);
2285	UPDATE_RC();
2286	}
2287
2288	/*
2289	* EMT Rendezvous (must be serviced before termination).
2290	*/
2291	if ( !fWakeupPending /* don't miss the wakeup from EMSTATE_HALTED! */
2292	&& VM_FF_IS_SET(pVM, VM_FF_EMT_RENDEZVOUS))
2293	{
2294	CPUM_IMPORT_EXTRN_RCSTRICT(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK, rc);
2295	rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
2296	UPDATE_RC();
2297	/** @todo HACK ALERT! The following test is to make sure EM+TM thinks the VM is
2298	* stopped/reset before the next VM state change is made. We need a better
2299	* solution for this, or at least make it possible to do: (rc >= VINF_EM_FIRST
2300	* && rc >= VINF_EM_SUSPEND). */
2301	if (RT_UNLIKELY(rc == VINF_EM_SUSPEND \|\| rc == VINF_EM_RESET \|\| rc == VINF_EM_OFF))
2302	{
2303	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
2304	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2305	return rc;
2306	}
2307	}
2308
2309	/*
2310	* State change request (cleared by vmR3SetStateLocked).
2311	*/
2312	if ( !fWakeupPending /* don't miss the wakeup from EMSTATE_HALTED! */
2313	&& VM_FF_IS_SET(pVM, VM_FF_CHECK_VM_STATE))
2314	{
2315	VMSTATE enmState = VMR3GetState(pVM);
2316	switch (enmState)
2317	{
2318	case VMSTATE_FATAL_ERROR:
2319	case VMSTATE_FATAL_ERROR_LS:
2320	case VMSTATE_GURU_MEDITATION:
2321	case VMSTATE_GURU_MEDITATION_LS:
2322	Log2(("emR3ForcedActions: %s -> VINF_EM_SUSPEND\n", VMGetStateName(enmState) ));
2323	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2324	return VINF_EM_SUSPEND;
2325
2326	case VMSTATE_DESTROYING:
2327	Log2(("emR3ForcedActions: %s -> VINF_EM_TERMINATE\n", VMGetStateName(enmState) ));
2328	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2329	return VINF_EM_TERMINATE;
2330
2331	default:
2332	AssertMsgFailed(("%s\n", VMGetStateName(enmState)));
2333	}
2334	}
2335
2336	/*
2337	* Out of memory? Since most of our fellow high priority actions may cause us
2338	* to run out of memory, we're employing VM_FF_IS_PENDING_EXCEPT and putting this
2339	* at the end rather than the start. Also, VM_FF_TERMINATE has higher priority
2340	* than us since we can terminate without allocating more memory.
2341	*/
2342	if (VM_FF_IS_SET(pVM, VM_FF_PGM_NO_MEMORY))
2343	{
2344	rc2 = PGMR3PhysAllocateHandyPages(pVM);
2345	UPDATE_RC();
2346	if (rc == VINF_EM_NO_MEMORY)
2347	return rc;
2348	}
2349
2350	/*
2351	* If the virtual sync clock is still stopped, make TM restart it.
2352	*/
2353	if (VM_FF_IS_SET(pVM, VM_FF_TM_VIRTUAL_SYNC))
2354	TMR3VirtualSyncFF(pVM, pVCpu);
2355
2356	#ifdef DEBUG
2357	/*
2358	* Debug, pause the VM.
2359	*/
2360	if (VM_FF_IS_SET(pVM, VM_FF_DEBUG_SUSPEND))
2361	{
2362	VM_FF_CLEAR(pVM, VM_FF_DEBUG_SUSPEND);
2363	Log(("emR3ForcedActions: returns VINF_EM_SUSPEND\n"));
2364	return VINF_EM_SUSPEND;
2365	}
2366	#endif
2367
2368	/* check that we got them all */
2369	AssertCompile(VM_FF_HIGH_PRIORITY_PRE_MASK == (VM_FF_TM_VIRTUAL_SYNC \| VM_FF_DBGF \| VM_FF_CHECK_VM_STATE \| VM_FF_DEBUG_SUSPEND \| VM_FF_PGM_NEED_HANDY_PAGES \| VM_FF_PGM_NO_MEMORY \| VM_FF_EMT_RENDEZVOUS));
2370	AssertCompile(VMCPU_FF_HIGH_PRIORITY_PRE_MASK == (VMCPU_FF_TIMER \| VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_UPDATE_APIC \| VMCPU_FF_INTERRUPT_PIC \| VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL \| VMCPU_FF_INHIBIT_INTERRUPTS \| VMCPU_FF_DBGF \| VMCPU_FF_INTERRUPT_NESTED_GUEST \| VMCPU_FF_VMX_MTF \| VM_WHEN_RAW_MODE(VMCPU_FF_SELM_SYNC_TSS \| VMCPU_FF_TRPM_SYNC_IDT \| VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT, 0)));
2371	}
2372
2373	#undef UPDATE_RC
2374	Log2(("emR3ForcedActions: returns %Rrc\n", rc));
2375	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
2376	Assert(rcIrq == VINF_SUCCESS \|\| rcIrq == rc);
2377	return rc;
2378	}
2379
2380
2381	/**
2382	* Check if the preset execution time cap restricts guest execution scheduling.
2383	*
2384	* @returns true if allowed, false otherwise
2385	* @param pVM The cross context VM structure.
2386	* @param pVCpu The cross context virtual CPU structure.
2387	*/
2388	bool emR3IsExecutionAllowed(PVM pVM, PVMCPU pVCpu)
2389	{
2390	uint64_t u64UserTime, u64KernelTime;
2391
2392	if ( pVM->uCpuExecutionCap != 100
2393	&& RT_SUCCESS(RTThreadGetExecutionTimeMilli(&u64KernelTime, &u64UserTime)))
2394	{
2395	uint64_t u64TimeNow = RTTimeMilliTS();
2396	if (pVCpu->em.s.u64TimeSliceStart + EM_TIME_SLICE < u64TimeNow)
2397	{
2398	/* New time slice. */
2399	pVCpu->em.s.u64TimeSliceStart = u64TimeNow;
2400	pVCpu->em.s.u64TimeSliceStartExec = u64KernelTime + u64UserTime;
2401	pVCpu->em.s.u64TimeSliceExec = 0;
2402	}
2403	pVCpu->em.s.u64TimeSliceExec = u64KernelTime + u64UserTime - pVCpu->em.s.u64TimeSliceStartExec;
2404
2405	Log2(("emR3IsExecutionAllowed: start=%RX64 startexec=%RX64 exec=%RX64 (cap=%x)\n", pVCpu->em.s.u64TimeSliceStart, pVCpu->em.s.u64TimeSliceStartExec, pVCpu->em.s.u64TimeSliceExec, (EM_TIME_SLICE * pVM->uCpuExecutionCap) / 100));
2406	if (pVCpu->em.s.u64TimeSliceExec >= (EM_TIME_SLICE * pVM->uCpuExecutionCap) / 100)
2407	return false;
2408	}
2409	return true;
2410	}
2411
2412
2413	/**
2414	* Execute VM.
2415	*
2416	* This function is the main loop of the VM. The emulation thread
2417	* calls this function when the VM has been successfully constructed
2418	* and we're ready for executing the VM.
2419	*
2420	* Returning from this function means that the VM is turned off or
2421	* suspended (state already saved) and deconstruction is next in line.
2422	*
2423	* All interaction from other thread are done using forced actions
2424	* and signaling of the wait object.
2425	*
2426	* @returns VBox status code, informational status codes may indicate failure.
2427	* @param pVM The cross context VM structure.
2428	* @param pVCpu The cross context virtual CPU structure.
2429	*/
2430	VMMR3_INT_DECL(int) EMR3ExecuteVM(PVM pVM, PVMCPU pVCpu)
2431	{
2432	Log(("EMR3ExecuteVM: pVM=%p enmVMState=%d (%s) enmState=%d (%s) enmPrevState=%d (%s) fForceRAW=%RTbool\n",
2433	pVM,
2434	pVM->enmVMState, VMR3GetStateName(pVM->enmVMState),
2435	pVCpu->em.s.enmState, emR3GetStateName(pVCpu->em.s.enmState),
2436	pVCpu->em.s.enmPrevState, emR3GetStateName(pVCpu->em.s.enmPrevState),
2437	pVCpu->em.s.fForceRAW));
2438	VM_ASSERT_EMT(pVM);
2439	AssertMsg( pVCpu->em.s.enmState == EMSTATE_NONE
2440	\|\| pVCpu->em.s.enmState == EMSTATE_WAIT_SIPI
2441	\|\| pVCpu->em.s.enmState == EMSTATE_SUSPENDED,
2442	("%s\n", emR3GetStateName(pVCpu->em.s.enmState)));
2443
2444	int rc = setjmp(pVCpu->em.s.u.FatalLongJump);
2445	if (rc == 0)
2446	{
2447	/*
2448	* Start the virtual time.
2449	*/
2450	TMR3NotifyResume(pVM, pVCpu);
2451
2452	/*
2453	* The Outer Main Loop.
2454	*/
2455	bool fFFDone = false;
2456
2457	/* Reschedule right away to start in the right state. */
2458	rc = VINF_SUCCESS;
2459
2460	/* If resuming after a pause or a state load, restore the previous
2461	state or else we'll start executing code. Else, just reschedule. */
2462	if ( pVCpu->em.s.enmState == EMSTATE_SUSPENDED
2463	&& ( pVCpu->em.s.enmPrevState == EMSTATE_WAIT_SIPI
2464	\|\| pVCpu->em.s.enmPrevState == EMSTATE_HALTED))
2465	pVCpu->em.s.enmState = pVCpu->em.s.enmPrevState;
2466	else
2467	pVCpu->em.s.enmState = emR3Reschedule(pVM, pVCpu);
2468	pVCpu->em.s.cIemThenRemInstructions = 0;
2469	Log(("EMR3ExecuteVM: enmState=%s\n", emR3GetStateName(pVCpu->em.s.enmState)));
2470
2471	STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
2472	for (;;)
2473	{
2474	/*
2475	* Before we can schedule anything (we're here because
2476	* scheduling is required) we must service any pending
2477	* forced actions to avoid any pending action causing
2478	* immediate rescheduling upon entering an inner loop
2479	*
2480	* Do forced actions.
2481	*/
2482	if ( !fFFDone
2483	&& RT_SUCCESS(rc)
2484	&& rc != VINF_EM_TERMINATE
2485	&& rc != VINF_EM_OFF
2486	&& ( VM_FF_IS_ANY_SET(pVM, VM_FF_ALL_REM_MASK)
2487	\|\| VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_ALL_REM_MASK & ~VMCPU_FF_UNHALT)))
2488	{
2489	rc = emR3ForcedActions(pVM, pVCpu, rc);
2490	VBOXVMM_EM_FF_ALL_RET(pVCpu, rc);
2491	if ( ( rc == VINF_EM_RESCHEDULE_REM
2492	\|\| rc == VINF_EM_RESCHEDULE_HM)
2493	&& pVCpu->em.s.fForceRAW)
2494	rc = VINF_EM_RESCHEDULE_RAW;
2495	}
2496	else if (fFFDone)
2497	fFFDone = false;
2498
2499	/*
2500	* Now what to do?
2501	*/
2502	Log2(("EMR3ExecuteVM: rc=%Rrc\n", rc));
2503	EMSTATE const enmOldState = pVCpu->em.s.enmState;
2504	switch (rc)
2505	{
2506	/*
2507	* Keep doing what we're currently doing.
2508	*/
2509	case VINF_SUCCESS:
2510	break;
2511
2512	/*
2513	* Reschedule - to raw-mode execution.
2514	*/
2515	/** @todo r=bird: consider merging VINF_EM_RESCHEDULE_RAW with VINF_EM_RESCHEDULE_HM, they serve the same purpose here at least. */
2516	case VINF_EM_RESCHEDULE_RAW:
2517	Assert(!pVM->em.s.fIemExecutesAll \|\| pVCpu->em.s.enmState != EMSTATE_IEM);
2518	if (VM_IS_RAW_MODE_ENABLED(pVM))
2519	{
2520	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_RAW: %d -> %d (EMSTATE_RAW)\n", enmOldState, EMSTATE_RAW));
2521	pVCpu->em.s.enmState = EMSTATE_RAW;
2522	}
2523	else
2524	{
2525	AssertLogRelFailed();
2526	pVCpu->em.s.enmState = EMSTATE_NONE;
2527	}
2528	break;
2529
2530	/*
2531	* Reschedule - to HM or NEM.
2532	*/
2533	case VINF_EM_RESCHEDULE_HM:
2534	Assert(!pVM->em.s.fIemExecutesAll \|\| pVCpu->em.s.enmState != EMSTATE_IEM);
2535	Assert(!pVCpu->em.s.fForceRAW);
2536	if (VM_IS_HM_ENABLED(pVM))
2537	{
2538	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_HM: %d -> %d (EMSTATE_HM)\n", enmOldState, EMSTATE_HM));
2539	pVCpu->em.s.enmState = EMSTATE_HM;
2540	}
2541	else if (VM_IS_NEM_ENABLED(pVM))
2542	{
2543	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_HM: %d -> %d (EMSTATE_NEM)\n", enmOldState, EMSTATE_NEM));
2544	pVCpu->em.s.enmState = EMSTATE_NEM;
2545	}
2546	else
2547	{
2548	AssertLogRelFailed();
2549	pVCpu->em.s.enmState = EMSTATE_NONE;
2550	}
2551	break;
2552
2553	/*
2554	* Reschedule - to recompiled execution.
2555	*/
2556	case VINF_EM_RESCHEDULE_REM:
2557	Assert(!pVM->em.s.fIemExecutesAll \|\| pVCpu->em.s.enmState != EMSTATE_IEM);
2558	if (!VM_IS_RAW_MODE_ENABLED(pVM))
2559	{
2560	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_REM: %d -> %d (EMSTATE_IEM_THEN_REM)\n",
2561	enmOldState, EMSTATE_IEM_THEN_REM));
2562	if (pVCpu->em.s.enmState != EMSTATE_IEM_THEN_REM)
2563	{
2564	pVCpu->em.s.enmState = EMSTATE_IEM_THEN_REM;
2565	pVCpu->em.s.cIemThenRemInstructions = 0;
2566	}
2567	}
2568	else
2569	{
2570	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_REM: %d -> %d (EMSTATE_REM)\n", enmOldState, EMSTATE_REM));
2571	pVCpu->em.s.enmState = EMSTATE_REM;
2572	}
2573	break;
2574
2575	/*
2576	* Resume.
2577	*/
2578	case VINF_EM_RESUME:
2579	Log2(("EMR3ExecuteVM: VINF_EM_RESUME: %d -> VINF_EM_RESCHEDULE\n", enmOldState));
2580	/* Don't reschedule in the halted or wait for SIPI case. */
2581	if ( pVCpu->em.s.enmPrevState == EMSTATE_WAIT_SIPI
2582	\|\| pVCpu->em.s.enmPrevState == EMSTATE_HALTED)
2583	{
2584	pVCpu->em.s.enmState = pVCpu->em.s.enmPrevState;
2585	break;
2586	}
2587	/* fall through and get scheduled. */
2588	RT_FALL_THRU();
2589
2590	/*
2591	* Reschedule.
2592	*/
2593	case VINF_EM_RESCHEDULE:
2594	{
2595	EMSTATE enmState = emR3Reschedule(pVM, pVCpu);
2596	Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE: %d -> %d (%s)\n", enmOldState, enmState, emR3GetStateName(enmState)));
2597	if (pVCpu->em.s.enmState != enmState && enmState == EMSTATE_IEM_THEN_REM)
2598	pVCpu->em.s.cIemThenRemInstructions = 0;
2599	pVCpu->em.s.enmState = enmState;
2600	break;
2601	}
2602
2603	/*
2604	* Halted.
2605	*/
2606	case VINF_EM_HALT:
2607	Log2(("EMR3ExecuteVM: VINF_EM_HALT: %d -> %d\n", enmOldState, EMSTATE_HALTED));
2608	pVCpu->em.s.enmState = EMSTATE_HALTED;
2609	break;
2610
2611	/*
2612	* Switch to the wait for SIPI state (application processor only)
2613	*/
2614	case VINF_EM_WAIT_SIPI:
2615	Assert(pVCpu->idCpu != 0);
2616	Log2(("EMR3ExecuteVM: VINF_EM_WAIT_SIPI: %d -> %d\n", enmOldState, EMSTATE_WAIT_SIPI));
2617	pVCpu->em.s.enmState = EMSTATE_WAIT_SIPI;
2618	break;
2619
2620
2621	/*
2622	* Suspend.
2623	*/
2624	case VINF_EM_SUSPEND:
2625	Log2(("EMR3ExecuteVM: VINF_EM_SUSPEND: %d -> %d\n", enmOldState, EMSTATE_SUSPENDED));
2626	Assert(enmOldState != EMSTATE_SUSPENDED);
2627	pVCpu->em.s.enmPrevState = enmOldState;
2628	pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
2629	break;
2630
2631	/*
2632	* Reset.
2633	* We might end up doing a double reset for now, we'll have to clean up the mess later.
2634	*/
2635	case VINF_EM_RESET:
2636	{
2637	if (pVCpu->idCpu == 0)
2638	{
2639	EMSTATE enmState = emR3Reschedule(pVM, pVCpu);
2640	Log2(("EMR3ExecuteVM: VINF_EM_RESET: %d -> %d (%s)\n", enmOldState, enmState, emR3GetStateName(enmState)));
2641	if (pVCpu->em.s.enmState != enmState && enmState == EMSTATE_IEM_THEN_REM)
2642	pVCpu->em.s.cIemThenRemInstructions = 0;
2643	pVCpu->em.s.enmState = enmState;
2644	}
2645	else
2646	{
2647	/* All other VCPUs go into the wait for SIPI state. */
2648	pVCpu->em.s.enmState = EMSTATE_WAIT_SIPI;
2649	}
2650	break;
2651	}
2652
2653	/*
2654	* Power Off.
2655	*/
2656	case VINF_EM_OFF:
2657	pVCpu->em.s.enmState = EMSTATE_TERMINATING;
2658	Log2(("EMR3ExecuteVM: returns VINF_EM_OFF (%d -> %d)\n", enmOldState, EMSTATE_TERMINATING));
2659	TMR3NotifySuspend(pVM, pVCpu);
2660	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
2661	return rc;
2662
2663	/*
2664	* Terminate the VM.
2665	*/
2666	case VINF_EM_TERMINATE:
2667	pVCpu->em.s.enmState = EMSTATE_TERMINATING;
2668	Log(("EMR3ExecuteVM returns VINF_EM_TERMINATE (%d -> %d)\n", enmOldState, EMSTATE_TERMINATING));
2669	if (pVM->enmVMState < VMSTATE_DESTROYING) /* ugly */
2670	TMR3NotifySuspend(pVM, pVCpu);
2671	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
2672	return rc;
2673
2674
2675	/*
2676	* Out of memory, suspend the VM and stuff.
2677	*/
2678	case VINF_EM_NO_MEMORY:
2679	Log2(("EMR3ExecuteVM: VINF_EM_NO_MEMORY: %d -> %d\n", enmOldState, EMSTATE_SUSPENDED));
2680	Assert(enmOldState != EMSTATE_SUSPENDED);
2681	pVCpu->em.s.enmPrevState = enmOldState;
2682	pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
2683	TMR3NotifySuspend(pVM, pVCpu);
2684	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
2685
2686	rc = VMSetRuntimeError(pVM, VMSETRTERR_FLAGS_SUSPEND, "HostMemoryLow",
2687	N_("Unable to allocate and lock memory. The virtual machine will be paused. Please close applications to free up memory or close the VM"));
2688	if (rc != VINF_EM_SUSPEND)
2689	{
2690	if (RT_SUCCESS_NP(rc))
2691	{
2692	AssertLogRelMsgFailed(("%Rrc\n", rc));
2693	rc = VERR_EM_INTERNAL_ERROR;
2694	}
2695	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
2696	}
2697	return rc;
2698
2699	/*
2700	* Guest debug events.
2701	*/
2702	case VINF_EM_DBG_STEPPED:
2703	case VINF_EM_DBG_STOP:
2704	case VINF_EM_DBG_EVENT:
2705	case VINF_EM_DBG_BREAKPOINT:
2706	case VINF_EM_DBG_STEP:
2707	if (enmOldState == EMSTATE_RAW)
2708	{
2709	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_GUEST_RAW));
2710	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_RAW;
2711	}
2712	else if (enmOldState == EMSTATE_HM)
2713	{
2714	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_GUEST_HM));
2715	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_HM;
2716	}
2717	else if (enmOldState == EMSTATE_NEM)
2718	{
2719	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_GUEST_NEM));
2720	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_NEM;
2721	}
2722	else if (enmOldState == EMSTATE_REM)
2723	{
2724	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_GUEST_REM));
2725	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_REM;
2726	}
2727	else
2728	{
2729	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_GUEST_IEM));
2730	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_IEM;
2731	}
2732	break;
2733
2734	/*
2735	* Hypervisor debug events.
2736	*/
2737	case VINF_EM_DBG_HYPER_STEPPED:
2738	case VINF_EM_DBG_HYPER_BREAKPOINT:
2739	case VINF_EM_DBG_HYPER_ASSERTION:
2740	Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, enmOldState, EMSTATE_DEBUG_HYPER));
2741	pVCpu->em.s.enmState = EMSTATE_DEBUG_HYPER;
2742	break;
2743
2744	/*
2745	* Triple fault.
2746	*/
2747	case VINF_EM_TRIPLE_FAULT:
2748	if (!pVM->em.s.fGuruOnTripleFault)
2749	{
2750	Log(("EMR3ExecuteVM: VINF_EM_TRIPLE_FAULT: CPU reset...\n"));
2751	rc = VBOXSTRICTRC_TODO(VMR3ResetTripleFault(pVM));
2752	Log2(("EMR3ExecuteVM: VINF_EM_TRIPLE_FAULT: %d -> %d (rc=%Rrc)\n", enmOldState, pVCpu->em.s.enmState, rc));
2753	continue;
2754	}
2755	/* Else fall through and trigger a guru. */
2756	RT_FALL_THRU();
2757
2758	case VERR_VMM_RING0_ASSERTION:
2759	Log(("EMR3ExecuteVM: %Rrc: %d -> %d (EMSTATE_GURU_MEDITATION)\n", rc, enmOldState, EMSTATE_GURU_MEDITATION));
2760	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
2761	break;
2762
2763	/*
2764	* Any error code showing up here other than the ones we
2765	* know and process above are considered to be FATAL.
2766	*
2767	* Unknown warnings and informational status codes are also
2768	* included in this.
2769	*/
2770	default:
2771	if (RT_SUCCESS_NP(rc))
2772	{
2773	AssertMsgFailed(("Unexpected warning or informational status code %Rra!\n", rc));
2774	rc = VERR_EM_INTERNAL_ERROR;
2775	}
2776	Log(("EMR3ExecuteVM: %Rrc: %d -> %d (EMSTATE_GURU_MEDITATION)\n", rc, enmOldState, EMSTATE_GURU_MEDITATION));
2777	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
2778	break;
2779	}
2780
2781	/*
2782	* Act on state transition.
2783	*/
2784	EMSTATE const enmNewState = pVCpu->em.s.enmState;
2785	if (enmOldState != enmNewState)
2786	{
2787	VBOXVMM_EM_STATE_CHANGED(pVCpu, enmOldState, enmNewState, rc);
2788
2789	/* Clear MWait flags and the unhalt FF. */
2790	if ( enmOldState == EMSTATE_HALTED
2791	&& ( (pVCpu->em.s.MWait.fWait & EMMWAIT_FLAG_ACTIVE)
2792	\|\| VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_UNHALT))
2793	&& ( enmNewState == EMSTATE_RAW
2794	\|\| enmNewState == EMSTATE_HM
2795	\|\| enmNewState == EMSTATE_NEM
2796	\|\| enmNewState == EMSTATE_REM
2797	\|\| enmNewState == EMSTATE_IEM_THEN_REM
2798	\|\| enmNewState == EMSTATE_DEBUG_GUEST_RAW
2799	\|\| enmNewState == EMSTATE_DEBUG_GUEST_HM
2800	\|\| enmNewState == EMSTATE_DEBUG_GUEST_NEM
2801	\|\| enmNewState == EMSTATE_DEBUG_GUEST_IEM
2802	\|\| enmNewState == EMSTATE_DEBUG_GUEST_REM) )
2803	{
2804	if (pVCpu->em.s.MWait.fWait & EMMWAIT_FLAG_ACTIVE)
2805	{
2806	LogFlow(("EMR3ExecuteVM: Clearing MWAIT\n"));
2807	pVCpu->em.s.MWait.fWait &= ~(EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0);
2808	}
2809	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_UNHALT))
2810	{
2811	LogFlow(("EMR3ExecuteVM: Clearing UNHALT\n"));
2812	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_UNHALT);
2813	}
2814	}
2815	}
2816	else
2817	VBOXVMM_EM_STATE_UNCHANGED(pVCpu, enmNewState, rc);
2818
2819	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x); /* (skip this in release) */
2820	STAM_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
2821
2822	/*
2823	* Act on the new state.
2824	*/
2825	switch (enmNewState)
2826	{
2827	/*
2828	* Execute raw.
2829	*/
2830	case EMSTATE_RAW:
2831	#ifdef VBOX_WITH_RAW_MODE
2832	rc = emR3RawExecute(pVM, pVCpu, &fFFDone);
2833	#else
2834	AssertLogRelMsgFailed(("%Rrc\n", rc));
2835	rc = VERR_EM_INTERNAL_ERROR;
2836	#endif
2837	break;
2838
2839	/*
2840	* Execute hardware accelerated raw.
2841	*/
2842	case EMSTATE_HM:
2843	rc = emR3HmExecute(pVM, pVCpu, &fFFDone);
2844	break;
2845
2846	/*
2847	* Execute hardware accelerated raw.
2848	*/
2849	case EMSTATE_NEM:
2850	rc = VBOXSTRICTRC_TODO(emR3NemExecute(pVM, pVCpu, &fFFDone));
2851	break;
2852
2853	/*
2854	* Execute recompiled.
2855	*/
2856	case EMSTATE_REM:
2857	rc = emR3RemExecute(pVM, pVCpu, &fFFDone);
2858	Log2(("EMR3ExecuteVM: emR3RemExecute -> %Rrc\n", rc));
2859	break;
2860
2861	/*
2862	* Execute in the interpreter.
2863	*/
2864	case EMSTATE_IEM:
2865	{
2866	#if 0 /* For testing purposes. */
2867	STAM_PROFILE_START(&pVCpu->em.s.StatHmExec, x1);
2868	rc = VBOXSTRICTRC_TODO(EMR3HmSingleInstruction(pVM, pVCpu, EM_ONE_INS_FLAGS_RIP_CHANGE));
2869	STAM_PROFILE_STOP(&pVCpu->em.s.StatHmExec, x1);
2870	if (rc == VINF_EM_DBG_STEPPED \|\| rc == VINF_EM_RESCHEDULE_HM \|\| rc == VINF_EM_RESCHEDULE_REM \|\| rc == VINF_EM_RESCHEDULE_RAW)
2871	rc = VINF_SUCCESS;
2872	else if (rc == VERR_EM_CANNOT_EXEC_GUEST)
2873	#endif
2874	rc = VBOXSTRICTRC_TODO(IEMExecLots(pVCpu, NULL /pcInstructions/));
2875	if (pVM->em.s.fIemExecutesAll)
2876	{
2877	Assert(rc != VINF_EM_RESCHEDULE_REM);
2878	Assert(rc != VINF_EM_RESCHEDULE_RAW);
2879	Assert(rc != VINF_EM_RESCHEDULE_HM);
2880	}
2881	fFFDone = false;
2882	break;
2883	}
2884
2885	/*
2886	* Execute in IEM, hoping we can quickly switch aback to HM
2887	* or RAW execution. If our hopes fail, we go to REM.
2888	*/
2889	case EMSTATE_IEM_THEN_REM:
2890	{
2891	STAM_PROFILE_START(&pVCpu->em.s.StatIEMThenREM, pIemThenRem);
2892	rc = VBOXSTRICTRC_TODO(emR3ExecuteIemThenRem(pVM, pVCpu, &fFFDone));
2893	STAM_PROFILE_STOP(&pVCpu->em.s.StatIEMThenREM, pIemThenRem);
2894	break;
2895	}
2896
2897	/*
2898	* Application processor execution halted until SIPI.
2899	*/
2900	case EMSTATE_WAIT_SIPI:
2901	/* no break */
2902	/*
2903	* hlt - execution halted until interrupt.
2904	*/
2905	case EMSTATE_HALTED:
2906	{
2907	STAM_REL_PROFILE_START(&pVCpu->em.s.StatHalted, y);
2908	/* If HM (or someone else) store a pending interrupt in
2909	TRPM, it must be dispatched ASAP without any halting.
2910	Anything pending in TRPM has been accepted and the CPU
2911	should already be the right state to receive it. */
2912	if (TRPMHasTrap(pVCpu))
2913	rc = VINF_EM_RESCHEDULE;
2914	/* MWAIT has a special extension where it's woken up when
2915	an interrupt is pending even when IF=0. */
2916	else if ( (pVCpu->em.s.MWait.fWait & (EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0))
2917	== (EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0))
2918	{
2919	rc = VMR3WaitHalted(pVM, pVCpu, false /fIgnoreInterrupts/);
2920	if (rc == VINF_SUCCESS)
2921	{
2922	if (VMCPU_FF_TEST_AND_CLEAR(pVCpu, VMCPU_FF_UPDATE_APIC))
2923	APICUpdatePendingInterrupts(pVCpu);
2924
2925	if (VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC
2926	\| VMCPU_FF_INTERRUPT_NESTED_GUEST
2927	\| VMCPU_FF_INTERRUPT_NMI \| VMCPU_FF_INTERRUPT_SMI \| VMCPU_FF_UNHALT))
2928	{
2929	Log(("EMR3ExecuteVM: Triggering reschedule on pending IRQ after MWAIT\n"));
2930	rc = VINF_EM_RESCHEDULE;
2931	}
2932	}
2933	}
2934	else
2935	{
2936	rc = VMR3WaitHalted(pVM, pVCpu, !(CPUMGetGuestEFlags(pVCpu) & X86_EFL_IF));
2937	/* We're only interested in NMI/SMIs here which have their own FFs, so we don't need to
2938	check VMCPU_FF_UPDATE_APIC here. */
2939	if ( rc == VINF_SUCCESS
2940	&& VMCPU_FF_IS_ANY_SET(pVCpu, VMCPU_FF_INTERRUPT_NMI \| VMCPU_FF_INTERRUPT_SMI \| VMCPU_FF_UNHALT))
2941	{
2942	Log(("EMR3ExecuteVM: Triggering reschedule on pending NMI/SMI/UNHALT after HLT\n"));
2943	rc = VINF_EM_RESCHEDULE;
2944	}
2945	}
2946
2947	STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatHalted, y);
2948	break;
2949	}
2950
2951	/*
2952	* Suspended - return to VM.cpp.
2953	*/
2954	case EMSTATE_SUSPENDED:
2955	TMR3NotifySuspend(pVM, pVCpu);
2956	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
2957	Log(("EMR3ExecuteVM: actually returns %Rrc (state %s / %s)\n", rc, emR3GetStateName(pVCpu->em.s.enmState), emR3GetStateName(enmOldState)));
2958	return VINF_EM_SUSPEND;
2959
2960	/*
2961	* Debugging in the guest.
2962	*/
2963	case EMSTATE_DEBUG_GUEST_RAW:
2964	case EMSTATE_DEBUG_GUEST_HM:
2965	case EMSTATE_DEBUG_GUEST_NEM:
2966	case EMSTATE_DEBUG_GUEST_IEM:
2967	case EMSTATE_DEBUG_GUEST_REM:
2968	TMR3NotifySuspend(pVM, pVCpu);
2969	rc = VBOXSTRICTRC_TODO(emR3Debug(pVM, pVCpu, rc));
2970	TMR3NotifyResume(pVM, pVCpu);
2971	Log2(("EMR3ExecuteVM: emR3Debug -> %Rrc (state %d)\n", rc, pVCpu->em.s.enmState));
2972	break;
2973
2974	/*
2975	* Debugging in the hypervisor.
2976	*/
2977	case EMSTATE_DEBUG_HYPER:
2978	{
2979	TMR3NotifySuspend(pVM, pVCpu);
2980	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
2981
2982	rc = VBOXSTRICTRC_TODO(emR3Debug(pVM, pVCpu, rc));
2983	Log2(("EMR3ExecuteVM: emR3Debug -> %Rrc (state %d)\n", rc, pVCpu->em.s.enmState));
2984	if (rc != VINF_SUCCESS)
2985	{
2986	if (rc == VINF_EM_OFF \|\| rc == VINF_EM_TERMINATE)
2987	pVCpu->em.s.enmState = EMSTATE_TERMINATING;
2988	else
2989	{
2990	/* switch to guru meditation mode */
2991	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
2992	VMR3SetGuruMeditation(pVM); /* This notifies the other EMTs. */
2993	VMMR3FatalDump(pVM, pVCpu, rc);
2994	}
2995	Log(("EMR3ExecuteVM: actually returns %Rrc (state %s / %s)\n", rc, emR3GetStateName(pVCpu->em.s.enmState), emR3GetStateName(enmOldState)));
2996	return rc;
2997	}
2998
2999	STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
3000	TMR3NotifyResume(pVM, pVCpu);
3001	break;
3002	}
3003
3004	/*
3005	* Guru meditation takes place in the debugger.
3006	*/
3007	case EMSTATE_GURU_MEDITATION:
3008	{
3009	TMR3NotifySuspend(pVM, pVCpu);
3010	VMR3SetGuruMeditation(pVM); /* This notifies the other EMTs. */
3011	VMMR3FatalDump(pVM, pVCpu, rc);
3012	emR3Debug(pVM, pVCpu, rc);
3013	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
3014	Log(("EMR3ExecuteVM: actually returns %Rrc (state %s / %s)\n", rc, emR3GetStateName(pVCpu->em.s.enmState), emR3GetStateName(enmOldState)));
3015	return rc;
3016	}
3017
3018	/*
3019	* The states we don't expect here.
3020	*/
3021	case EMSTATE_NONE:
3022	case EMSTATE_TERMINATING:
3023	default:
3024	AssertMsgFailed(("EMR3ExecuteVM: Invalid state %d!\n", pVCpu->em.s.enmState));
3025	pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
3026	TMR3NotifySuspend(pVM, pVCpu);
3027	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
3028	Log(("EMR3ExecuteVM: actually returns %Rrc (state %s / %s)\n", rc, emR3GetStateName(pVCpu->em.s.enmState), emR3GetStateName(enmOldState)));
3029	return VERR_EM_INTERNAL_ERROR;
3030	}
3031	} /* The Outer Main Loop */
3032	}
3033	else
3034	{
3035	/*
3036	* Fatal error.
3037	*/
3038	Log(("EMR3ExecuteVM: returns %Rrc because of longjmp / fatal error; (state %s / %s)\n", rc, emR3GetStateName(pVCpu->em.s.enmState), emR3GetStateName(pVCpu->em.s.enmPrevState)));
3039	TMR3NotifySuspend(pVM, pVCpu);
3040	VMR3SetGuruMeditation(pVM); /* This notifies the other EMTs. */
3041	VMMR3FatalDump(pVM, pVCpu, rc);
3042	emR3Debug(pVM, pVCpu, rc);
3043	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
3044	/** @todo change the VM state! */
3045	return rc;
3046	}
3047
3048	/* not reached */
3049	}
3050
3051	/**
3052	* Notify EM of a state change (used by FTM)
3053	*
3054	* @param pVM The cross context VM structure.
3055	*/
3056	VMMR3_INT_DECL(int) EMR3NotifySuspend(PVM pVM)
3057	{
3058	PVMCPU pVCpu = VMMGetCpu(pVM);
3059
3060	TMR3NotifySuspend(pVM, pVCpu); /* Stop the virtual time. */
3061	pVCpu->em.s.enmPrevState = pVCpu->em.s.enmState;
3062	pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
3063	return VINF_SUCCESS;
3064	}
3065
3066	/**
3067	* Notify EM of a state change (used by FTM)
3068	*
3069	* @param pVM The cross context VM structure.
3070	*/
3071	VMMR3_INT_DECL(int) EMR3NotifyResume(PVM pVM)
3072	{
3073	PVMCPU pVCpu = VMMGetCpu(pVM);
3074	EMSTATE enmCurState = pVCpu->em.s.enmState;
3075
3076	TMR3NotifyResume(pVM, pVCpu); /* Resume the virtual time. */
3077	pVCpu->em.s.enmState = pVCpu->em.s.enmPrevState;
3078	pVCpu->em.s.enmPrevState = enmCurState;
3079	return VINF_SUCCESS;
3080	}

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR3/EM.cpp@ 76500

Download in other formats: