VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/EMR3Nem.cpp@ 74168

Last change on this file since 74168 was 72917, checked in by vboxsync, 6 years ago

NEM: Stop passing pCtx around and use pVCpu->cpum.GstCtx instead. bugref:9044
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 19.2 KB
Line 
1/* $Id: EMR3Nem.cpp 72917 2018-07-05 13:50:01Z vboxsync $ */
2/** @file
3 * EM - Execution Monitor / Manager - NEM interface.
4 */
5
6/*
7 * Copyright (C) 2006-2018 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*********************************************************************************************************************************
20* Header Files *
21*********************************************************************************************************************************/
22#define LOG_GROUP LOG_GROUP_EM
23#define VMCPU_INCL_CPUM_GST_CTX
24#include <VBox/vmm/em.h>
25#include <VBox/vmm/vmm.h>
26#include <VBox/vmm/csam.h>
27#include <VBox/vmm/selm.h>
28#include <VBox/vmm/trpm.h>
29#include <VBox/vmm/iem.h>
30#include <VBox/vmm/iom.h>
31#include <VBox/vmm/nem.h>
32#include <VBox/vmm/dbgf.h>
33#include <VBox/vmm/pgm.h>
34#ifdef VBOX_WITH_REM
35# include <VBox/vmm/rem.h>
36#endif
37#include <VBox/vmm/tm.h>
38#include <VBox/vmm/mm.h>
39#include <VBox/vmm/ssm.h>
40#include <VBox/vmm/pdmapi.h>
41#include <VBox/vmm/pdmcritsect.h>
42#include <VBox/vmm/pdmqueue.h>
43#include "EMInternal.h"
44#include <VBox/vmm/vm.h>
45#include <VBox/vmm/gim.h>
46#include <VBox/vmm/cpumdis.h>
47#include <VBox/dis.h>
48#include <VBox/disopcode.h>
49#include <VBox/vmm/dbgf.h>
50#include "VMMTracing.h"
51
52#include <iprt/asm.h>
53
54
55/*********************************************************************************************************************************
56* Internal Functions *
57*********************************************************************************************************************************/
58static int emR3NemHandleRC(PVM pVM, PVMCPU pVCpu, int rc);
59DECLINLINE(int) emR3NemExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC = VINF_SUCCESS);
60static int emR3NemExecuteIOInstruction(PVM pVM, PVMCPU pVCpu);
61static int emR3NemForcedActions(PVM pVM, PVMCPU pVCpu);
62
63#define EMHANDLERC_WITH_NEM
64#define emR3ExecuteInstruction emR3NemExecuteInstruction
65#define emR3ExecuteIOInstruction emR3NemExecuteIOInstruction
66#include "EMHandleRCTmpl.h"
67
68
69/**
70 * Executes instruction in NEM mode if we can.
71 *
72 * This is somewhat comparable to REMR3EmulateInstruction.
73 *
74 * @returns VBox strict status code.
75 * @retval VINF_EM_DBG_STEPPED on success.
76 * @retval VERR_EM_CANNOT_EXEC_GUEST if we cannot execute guest instructions in
77 * HM right now.
78 *
79 * @param pVM The cross context VM structure.
80 * @param pVCpu The cross context virtual CPU structure for the calling EMT.
81 * @param fFlags Combinations of EM_ONE_INS_FLAGS_XXX.
82 * @thread EMT.
83 */
84VBOXSTRICTRC emR3NemSingleInstruction(PVM pVM, PVMCPU pVCpu, uint32_t fFlags)
85{
86 Assert(!(fFlags & ~EM_ONE_INS_FLAGS_MASK));
87
88 if (!NEMR3CanExecuteGuest(pVM, pVCpu))
89 return VINF_EM_RESCHEDULE;
90
91 uint64_t const uOldRip = pVCpu->cpum.GstCtx.rip;
92 for (;;)
93 {
94 /*
95 * Service necessary FFs before going into HM.
96 */
97 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
98 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
99 {
100 VBOXSTRICTRC rcStrict = emR3NemForcedActions(pVM, pVCpu);
101 if (rcStrict != VINF_SUCCESS)
102 {
103 Log(("emR3NemSingleInstruction: FFs before -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
104 return rcStrict;
105 }
106 }
107
108 /*
109 * Go execute it.
110 */
111 bool fOld = NEMR3SetSingleInstruction(pVM, pVCpu, true);
112 VBOXSTRICTRC rcStrict = NEMR3RunGC(pVM, pVCpu);
113 NEMR3SetSingleInstruction(pVM, pVCpu, fOld);
114 LogFlow(("emR3NemSingleInstruction: %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
115
116 /*
117 * Handle high priority FFs and informational status codes. We don't do
118 * normal FF processing the caller or the next call can deal with them.
119 */
120 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
121 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
122 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
123 {
124 rcStrict = emR3HighPriorityPostForcedActions(pVM, pVCpu, rcStrict);
125 LogFlow(("emR3NemSingleInstruction: FFs after -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
126 }
127
128 if (rcStrict != VINF_SUCCESS && (rcStrict < VINF_EM_FIRST || rcStrict > VINF_EM_LAST))
129 {
130 rcStrict = emR3NemHandleRC(pVM, pVCpu, VBOXSTRICTRC_TODO(rcStrict));
131 Log(("emR3NemSingleInstruction: emR3NemHandleRC -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
132 }
133
134 /*
135 * Done?
136 */
137 CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_RIP);
138 if ( (rcStrict != VINF_SUCCESS && rcStrict != VINF_EM_DBG_STEPPED)
139 || !(fFlags & EM_ONE_INS_FLAGS_RIP_CHANGE)
140 || pVCpu->cpum.GstCtx.rip != uOldRip)
141 {
142 if (rcStrict == VINF_SUCCESS && pVCpu->cpum.GstCtx.rip != uOldRip)
143 rcStrict = VINF_EM_DBG_STEPPED;
144 Log(("emR3NemSingleInstruction: returns %Rrc (rip %llx -> %llx)\n",
145 VBOXSTRICTRC_VAL(rcStrict), uOldRip, pVCpu->cpum.GstCtx.rip));
146 CPUM_IMPORT_EXTRN_RET(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK);
147 return rcStrict;
148 }
149 }
150}
151
152
153/**
154 * Executes one (or perhaps a few more) instruction(s).
155 *
156 * @returns VBox status code suitable for EM.
157 *
158 * @param pVM The cross context VM structure.
159 * @param pVCpu The cross context virtual CPU structure.
160 * @param rcRC Return code from RC.
161 * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
162 * instruction and prefix the log output with this text.
163 */
164#if defined(LOG_ENABLED) || defined(DOXYGEN_RUNNING)
165static int emR3NemExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC, const char *pszPrefix)
166#else
167static int emR3NemExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC)
168#endif
169{
170 NOREF(rcRC);
171
172#ifdef LOG_ENABLED
173 /*
174 * Log it.
175 */
176 Log(("EMINS: %04x:%RGv RSP=%RGv\n", pVCpu->cpum.GstCtx.cs.Sel, (RTGCPTR)pVCpu->cpum.GstCtx.rip, (RTGCPTR)pVCpu->cpum.GstCtx.rsp));
177 if (pszPrefix)
178 {
179 DBGFR3_INFO_LOG(pVM, pVCpu, "cpumguest", pszPrefix);
180 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, pszPrefix);
181 }
182#endif
183
184 /*
185 * Use IEM and fallback on REM if the functionality is missing.
186 * Once IEM gets mature enough, nothing should ever fall back.
187 */
188 STAM_PROFILE_START(&pVCpu->em.s.StatIEMEmu, a);
189
190 VBOXSTRICTRC rcStrict;
191 uint32_t idxContinueExitRec = pVCpu->em.s.idxContinueExitRec;
192 RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
193 if (idxContinueExitRec >= RT_ELEMENTS(pVCpu->em.s.aExitRecords))
194 {
195 CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_MUST_MASK);
196 rcStrict = IEMExecOne(pVCpu);
197 }
198 else
199 {
200 RT_UNTRUSTED_VALIDATED_FENCE();
201 rcStrict = EMHistoryExec(pVCpu, &pVCpu->em.s.aExitRecords[idxContinueExitRec], 0);
202 LogFlow(("emR3NemExecuteInstruction: %Rrc (EMHistoryExec)\n", VBOXSTRICTRC_VAL(rcStrict)));
203 }
204
205 STAM_PROFILE_STOP(&pVCpu->em.s.StatIEMEmu, a);
206
207 if ( rcStrict == VERR_IEM_ASPECT_NOT_IMPLEMENTED
208 || rcStrict == VERR_IEM_INSTR_NOT_IMPLEMENTED)
209 {
210#ifdef VBOX_WITH_REM
211 STAM_PROFILE_START(&pVCpu->em.s.StatREMEmu, b);
212 CPUM_IMPORT_EXTRN_RET(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK);
213 EMRemLock(pVM);
214 /* Flush the recompiler TLB if the VCPU has changed. */
215 if (pVM->em.s.idLastRemCpu != pVCpu->idCpu)
216 CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_ALL);
217 pVM->em.s.idLastRemCpu = pVCpu->idCpu;
218
219 rcStrict = REMR3EmulateInstruction(pVM, pVCpu);
220 EMRemUnlock(pVM);
221 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMEmu, b);
222#else /* !VBOX_WITH_REM */
223 NOREF(pVM);
224#endif /* !VBOX_WITH_REM */
225 }
226 return VBOXSTRICTRC_TODO(rcStrict);
227}
228
229
230/**
231 * Executes one (or perhaps a few more) instruction(s).
232 * This is just a wrapper for discarding pszPrefix in non-logging builds.
233 *
234 * @returns VBox status code suitable for EM.
235 * @param pVM The cross context VM structure.
236 * @param pVCpu The cross context virtual CPU structure.
237 * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
238 * instruction and prefix the log output with this text.
239 * @param rcGC GC return code
240 */
241DECLINLINE(int) emR3NemExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC)
242{
243#ifdef LOG_ENABLED
244 return emR3NemExecuteInstructionWorker(pVM, pVCpu, rcGC, pszPrefix);
245#else
246 RT_NOREF_PV(pszPrefix);
247 return emR3NemExecuteInstructionWorker(pVM, pVCpu, rcGC);
248#endif
249}
250
251/**
252 * Executes one (or perhaps a few more) IO instruction(s).
253 *
254 * @returns VBox status code suitable for EM.
255 * @param pVM The cross context VM structure.
256 * @param pVCpu The cross context virtual CPU structure.
257 */
258static int emR3NemExecuteIOInstruction(PVM pVM, PVMCPU pVCpu)
259{
260 RT_NOREF_PV(pVM);
261 STAM_PROFILE_START(&pVCpu->em.s.StatIOEmu, a);
262
263 /*
264 * Hand it over to the interpreter.
265 */
266 CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_MUST_MASK);
267 VBOXSTRICTRC rcStrict;
268 uint32_t idxContinueExitRec = pVCpu->em.s.idxContinueExitRec;
269 RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
270 if (idxContinueExitRec >= RT_ELEMENTS(pVCpu->em.s.aExitRecords))
271 {
272 rcStrict = IEMExecOne(pVCpu);
273 LogFlow(("emR3NemExecuteIOInstruction: %Rrc (IEMExecOne)\n", VBOXSTRICTRC_VAL(rcStrict)));
274 STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoIem);
275 }
276 else
277 {
278 RT_UNTRUSTED_VALIDATED_FENCE();
279 rcStrict = EMHistoryExec(pVCpu, &pVCpu->em.s.aExitRecords[idxContinueExitRec], 0);
280 LogFlow(("emR3NemExecuteIOInstruction: %Rrc (EMHistoryExec)\n", VBOXSTRICTRC_VAL(rcStrict)));
281 STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoRestarted);
282 }
283
284 STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
285 return VBOXSTRICTRC_TODO(rcStrict);
286}
287
288
289/**
290 * Process NEM specific forced actions.
291 *
292 * This function is called when any FFs in VM_FF_HIGH_PRIORITY_PRE_RAW_MASK
293 * or/and VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK are pending.
294 *
295 * @returns VBox status code. May return VINF_EM_NO_MEMORY but none of the other
296 * EM statuses.
297 * @param pVM The cross context VM structure.
298 * @param pVCpu The cross context virtual CPU structure.
299 */
300static int emR3NemForcedActions(PVM pVM, PVMCPU pVCpu)
301{
302#ifdef VBOX_WITH_RAW_MODE
303 Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_SELM_SYNC_TSS | VMCPU_FF_SELM_SYNC_GDT | VMCPU_FF_SELM_SYNC_LDT));
304#endif
305
306 /*
307 * Sync page directory should not happen in NEM mode.
308 */
309 if (VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL))
310 {
311 Log(("NEM: TODO: Make VMCPU_FF_PGM_SYNC_CR3 / VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL quiet! (%#x)\n", pVCpu->fLocalForcedActions));
312 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
313 }
314
315 /*
316 * Allocate handy pages (just in case the above actions have consumed some pages).
317 */
318 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PGM_NEED_HANDY_PAGES, VM_FF_PGM_NO_MEMORY))
319 {
320 int rc = PGMR3PhysAllocateHandyPages(pVM);
321 if (RT_FAILURE(rc))
322 return rc;
323 }
324
325 /*
326 * Check whether we're out of memory now.
327 *
328 * This may stem from some of the above actions or operations that has been executed
329 * since we ran FFs. The allocate handy pages must for instance always be followed by
330 * this check.
331 */
332 if (VM_FF_IS_PENDING(pVM, VM_FF_PGM_NO_MEMORY))
333 return VINF_EM_NO_MEMORY;
334
335 return VINF_SUCCESS;
336}
337
338
339/**
340 * Executes hardware accelerated raw code. (Intel VT-x & AMD-V)
341 *
342 * This function contains the raw-mode version of the inner
343 * execution loop (the outer loop being in EMR3ExecuteVM()).
344 *
345 * @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE, VINF_EM_RESCHEDULE_RAW,
346 * VINF_EM_RESCHEDULE_REM, VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
347 *
348 * @param pVM The cross context VM structure.
349 * @param pVCpu The cross context virtual CPU structure.
350 * @param pfFFDone Where to store an indicator telling whether or not
351 * FFs were done before returning.
352 */
353VBOXSTRICTRC emR3NemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
354{
355 VBOXSTRICTRC rcStrict = VERR_IPE_UNINITIALIZED_STATUS;
356
357 LogFlow(("emR3NemExecute%d: (cs:eip=%04x:%RGv)\n", pVCpu->idCpu, pVCpu->cpum.GstCtx.cs.Sel, (RTGCPTR)pVCpu->cpum.GstCtx.rip));
358 *pfFFDone = false;
359
360 STAM_REL_COUNTER_INC(&pVCpu->em.s.StatNEMExecuteCalled);
361
362 /*
363 * Spin till we get a forced action which returns anything but VINF_SUCCESS.
364 */
365 for (;;)
366 {
367 STAM_PROFILE_ADV_START(&pVCpu->em.s.StatNEMEntry, a);
368
369#if 0
370 /* Check if a forced reschedule is pending. */
371 if (NEMR3IsRescheduleRequired(pVCpu))
372 {
373 rcStrict = VINF_EM_RESCHEDULE;
374 break;
375 }
376#endif
377
378 /*
379 * Process high priority pre-execution raw-mode FFs.
380 */
381 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
382 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
383 {
384 rcStrict = emR3NemForcedActions(pVM, pVCpu);
385 if (rcStrict != VINF_SUCCESS)
386 break;
387 }
388
389#ifdef LOG_ENABLED
390 /*
391 * Log important stuff before entering GC.
392 */
393 if (TRPMHasTrap(pVCpu))
394 Log(("CPU%d: Pending hardware interrupt=0x%x cs:rip=%04X:%RGv\n", pVCpu->idCpu, TRPMGetTrapNo(pVCpu), pVCpu->cpum.GstCtx.cs.Sel, (RTGCPTR)pVCpu->cpum.GstCtx.rip));
395
396 if (!(pVCpu->cpum.GstCtx.fExtrn & ( CPUMCTX_EXTRN_RIP | CPUMCTX_EXTRN_CS | CPUMCTX_EXTRN_RFLAGS | CPUMCTX_EXTRN_SS
397 | CPUMCTX_EXTRN_RSP | CPUMCTX_EXTRN_CR0 | CPUMCTX_EXTRN_CR4 | CPUMCTX_EXTRN_EFER)))
398 {
399 uint32_t cpl = CPUMGetGuestCPL(pVCpu);
400 if (pVM->cCpus == 1)
401 {
402 if (pVCpu->cpum.GstCtx.eflags.Bits.u1VM)
403 Log(("NEMV86: %08x IF=%d\n", pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.eflags.Bits.u1IF));
404 else if (CPUMIsGuestIn64BitCodeEx(&pVCpu->cpum.GstCtx))
405 Log(("NEMR%d: %04x:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->cpum.GstCtx.cs.Sel, (RTGCPTR)pVCpu->cpum.GstCtx.rip, pVCpu->cpum.GstCtx.rsp, pVCpu->cpum.GstCtx.eflags.Bits.u1IF, pVCpu->cpum.GstCtx.eflags.Bits.u2IOPL, (uint32_t)pVCpu->cpum.GstCtx.cr0, (uint32_t)pVCpu->cpum.GstCtx.cr4, (uint32_t)pVCpu->cpum.GstCtx.msrEFER));
406 else
407 Log(("NEMR%d: %04x:%08x ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->cpum.GstCtx.cs.Sel, pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.esp, pVCpu->cpum.GstCtx.eflags.Bits.u1IF, pVCpu->cpum.GstCtx.eflags.Bits.u2IOPL, (uint32_t)pVCpu->cpum.GstCtx.cr0, (uint32_t)pVCpu->cpum.GstCtx.cr4, (uint32_t)pVCpu->cpum.GstCtx.msrEFER));
408 }
409 else
410 {
411 if (pVCpu->cpum.GstCtx.eflags.Bits.u1VM)
412 Log(("NEMV86-CPU%d: %08x IF=%d\n", pVCpu->idCpu, pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.eflags.Bits.u1IF));
413 else if (CPUMIsGuestIn64BitCodeEx(&pVCpu->cpum.GstCtx))
414 Log(("NEMR%d-CPU%d: %04x:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pVCpu->cpum.GstCtx.cs.Sel, (RTGCPTR)pVCpu->cpum.GstCtx.rip, pVCpu->cpum.GstCtx.rsp, pVCpu->cpum.GstCtx.eflags.Bits.u1IF, pVCpu->cpum.GstCtx.eflags.Bits.u2IOPL, (uint32_t)pVCpu->cpum.GstCtx.cr0, (uint32_t)pVCpu->cpum.GstCtx.cr4, (uint32_t)pVCpu->cpum.GstCtx.msrEFER));
415 else
416 Log(("NEMR%d-CPU%d: %04x:%08x ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pVCpu->cpum.GstCtx.cs.Sel, pVCpu->cpum.GstCtx.eip, pVCpu->cpum.GstCtx.esp, pVCpu->cpum.GstCtx.eflags.Bits.u1IF, pVCpu->cpum.GstCtx.eflags.Bits.u2IOPL, (uint32_t)pVCpu->cpum.GstCtx.cr0, (uint32_t)pVCpu->cpum.GstCtx.cr4, (uint32_t)pVCpu->cpum.GstCtx.msrEFER));
417 }
418 }
419 else if (pVM->cCpus == 1)
420 Log(("NEMRx: -> NEMR3RunGC\n"));
421 else
422 Log(("NEMRx-CPU%u: -> NEMR3RunGC\n", pVCpu->idCpu));
423#endif /* LOG_ENABLED */
424
425 /*
426 * Execute the code.
427 */
428 if (RT_LIKELY(emR3IsExecutionAllowed(pVM, pVCpu)))
429 {
430 STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatNEMEntry, a);
431 STAM_REL_PROFILE_START(&pVCpu->em.s.StatNEMExec, x);
432 rcStrict = NEMR3RunGC(pVM, pVCpu);
433 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatNEMExec, x);
434 }
435 else
436 {
437 /* Give up this time slice; virtual time continues */
438 STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatNEMEntry, a);
439 STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatCapped, u);
440 RTThreadSleep(5);
441 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatCapped, u);
442 rcStrict = VINF_SUCCESS;
443 }
444
445
446 /*
447 * Deal with high priority post execution FFs before doing anything else.
448 */
449 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
450 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
451 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
452 rcStrict = emR3HighPriorityPostForcedActions(pVM, pVCpu, rcStrict);
453
454 /*
455 * Process the returned status code.
456 */
457 if (rcStrict >= VINF_EM_FIRST && rcStrict <= VINF_EM_LAST)
458 break;
459
460 rcStrict = emR3NemHandleRC(pVM, pVCpu, VBOXSTRICTRC_TODO(rcStrict));
461 if (rcStrict != VINF_SUCCESS)
462 break;
463
464 /*
465 * Check and execute forced actions.
466 */
467#ifdef VBOX_HIGH_RES_TIMERS_HACK
468 TMTimerPollVoid(pVM, pVCpu);
469#endif
470 if ( VM_FF_IS_PENDING(pVM, VM_FF_ALL_MASK)
471 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_ALL_MASK))
472 {
473 rcStrict = emR3ForcedActions(pVM, pVCpu, VBOXSTRICTRC_TODO(rcStrict));
474 VBOXVMM_EM_FF_ALL_RET(pVCpu, VBOXSTRICTRC_VAL(rcStrict));
475 if ( rcStrict != VINF_SUCCESS
476 && rcStrict != VINF_EM_RESCHEDULE_HM)
477 {
478 *pfFFDone = true;
479 break;
480 }
481 }
482 }
483
484 /*
485 * Return to outer loop, making sure the fetch all state as we leave.
486 *
487 * Note! Not using CPUM_IMPORT_EXTRN_RET here, to prioritize an rcStrict error
488 * status over import errors.
489 */
490 if (pVCpu->cpum.GstCtx.fExtrn)
491 {
492 int rcImport = NEMImportStateOnDemand(pVCpu, pVCpu->cpum.GstCtx.fExtrn);
493 AssertReturn(RT_SUCCESS(rcImport) || RT_FAILURE_NP(rcStrict), rcImport);
494 }
495#if defined(LOG_ENABLED) && defined(DEBUG)
496 RTLogFlush(NULL);
497#endif
498 return rcStrict;
499}
500
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette