VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/HM.cpp@ 44791

Last change on this file since 44791 was 44791, checked in by vboxsync, 12 years ago

VMM/VMMR0: HM bits.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 138.1 KB
Line 
1/* $Id: HM.cpp 44791 2013-02-21 17:31:39Z vboxsync $ */
2/** @file
3 * HM - Intel/AMD VM Hardware Support Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2013 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/*******************************************************************************
19* Header Files *
20*******************************************************************************/
21#define LOG_GROUP LOG_GROUP_HM
22#include <VBox/vmm/cpum.h>
23#include <VBox/vmm/stam.h>
24#include <VBox/vmm/mm.h>
25#include <VBox/vmm/pdmapi.h>
26#include <VBox/vmm/pgm.h>
27#include <VBox/vmm/ssm.h>
28#include <VBox/vmm/trpm.h>
29#include <VBox/vmm/dbgf.h>
30#include <VBox/vmm/iom.h>
31#include <VBox/vmm/patm.h>
32#include <VBox/vmm/csam.h>
33#include <VBox/vmm/selm.h>
34#ifdef VBOX_WITH_REM
35# include <VBox/vmm/rem.h>
36#endif
37#include <VBox/vmm/hm_vmx.h>
38#include <VBox/vmm/hm_svm.h>
39#include "HMInternal.h"
40#include <VBox/vmm/vm.h>
41#include <VBox/vmm/uvm.h>
42#include <VBox/err.h>
43#include <VBox/param.h>
44
45#include <iprt/assert.h>
46#include <VBox/log.h>
47#include <iprt/asm.h>
48#include <iprt/asm-amd64-x86.h>
49#include <iprt/string.h>
50#include <iprt/env.h>
51#include <iprt/thread.h>
52
53/*******************************************************************************
54* Global Variables *
55*******************************************************************************/
56#ifdef VBOX_WITH_STATISTICS
57# define EXIT_REASON(def, val, str) #def " - " #val " - " str
58# define EXIT_REASON_NIL() NULL
59/** Exit reason descriptions for VT-x, used to describe statistics. */
60static const char * const g_apszVTxExitReasons[MAX_EXITREASON_STAT] =
61{
62 EXIT_REASON(VMX_EXIT_XCPT_NMI , 0, "Exception or non-maskable interrupt (NMI)."),
63 EXIT_REASON(VMX_EXIT_EXT_INT , 1, "External interrupt."),
64 EXIT_REASON(VMX_EXIT_TRIPLE_FAULT , 2, "Triple fault."),
65 EXIT_REASON(VMX_EXIT_INIT_SIGNAL , 3, "INIT signal."),
66 EXIT_REASON(VMX_EXIT_SIPI , 4, "Start-up IPI (SIPI)."),
67 EXIT_REASON(VMX_EXIT_IO_SMI_IRQ , 5, "I/O system-management interrupt (SMI)."),
68 EXIT_REASON(VMX_EXIT_SMI_IRQ , 6, "Other SMI."),
69 EXIT_REASON(VMX_EXIT_IRQ_WINDOW , 7, "Interrupt window."),
70 EXIT_REASON_NIL(),
71 EXIT_REASON(VMX_EXIT_TASK_SWITCH , 9, "Task switch."),
72 EXIT_REASON(VMX_EXIT_CPUID , 10, "Guest software attempted to execute CPUID."),
73 EXIT_REASON_NIL(),
74 EXIT_REASON(VMX_EXIT_HLT , 12, "Guest software attempted to execute HLT."),
75 EXIT_REASON(VMX_EXIT_INVD , 13, "Guest software attempted to execute INVD."),
76 EXIT_REASON(VMX_EXIT_INVLPG , 14, "Guest software attempted to execute INVLPG."),
77 EXIT_REASON(VMX_EXIT_RDPMC , 15, "Guest software attempted to execute RDPMC."),
78 EXIT_REASON(VMX_EXIT_RDTSC , 16, "Guest software attempted to execute RDTSC."),
79 EXIT_REASON(VMX_EXIT_RSM , 17, "Guest software attempted to execute RSM in SMM."),
80 EXIT_REASON(VMX_EXIT_VMCALL , 18, "Guest software executed VMCALL."),
81 EXIT_REASON(VMX_EXIT_VMCLEAR , 19, "Guest software executed VMCLEAR."),
82 EXIT_REASON(VMX_EXIT_VMLAUNCH , 20, "Guest software executed VMLAUNCH."),
83 EXIT_REASON(VMX_EXIT_VMPTRLD , 21, "Guest software executed VMPTRLD."),
84 EXIT_REASON(VMX_EXIT_VMPTRST , 22, "Guest software executed VMPTRST."),
85 EXIT_REASON(VMX_EXIT_VMREAD , 23, "Guest software executed VMREAD."),
86 EXIT_REASON(VMX_EXIT_VMRESUME , 24, "Guest software executed VMRESUME."),
87 EXIT_REASON(VMX_EXIT_VMWRITE , 25, "Guest software executed VMWRITE."),
88 EXIT_REASON(VMX_EXIT_VMXOFF , 26, "Guest software executed VMXOFF."),
89 EXIT_REASON(VMX_EXIT_VMXON , 27, "Guest software executed VMXON."),
90 EXIT_REASON(VMX_EXIT_MOV_CRX , 28, "Control-register accesses."),
91 EXIT_REASON(VMX_EXIT_MOV_DRX , 29, "Debug-register accesses."),
92 EXIT_REASON(VMX_EXIT_PORT_IO , 30, "I/O instruction."),
93 EXIT_REASON(VMX_EXIT_RDMSR , 31, "RDMSR. Guest software attempted to execute RDMSR."),
94 EXIT_REASON(VMX_EXIT_WRMSR , 32, "WRMSR. Guest software attempted to execute WRMSR."),
95 EXIT_REASON(VMX_EXIT_ERR_INVALID_GUEST_STATE, 33, "VM-entry failure due to invalid guest state."),
96 EXIT_REASON(VMX_EXIT_ERR_MSR_LOAD , 34, "VM-entry failure due to MSR loading."),
97 EXIT_REASON_NIL(),
98 EXIT_REASON(VMX_EXIT_MWAIT , 36, "Guest software executed MWAIT."),
99 EXIT_REASON(VMX_EXIT_MTF , 37, "Monitor Trap Flag."),
100 EXIT_REASON_NIL(),
101 EXIT_REASON(VMX_EXIT_MONITOR , 39, "Guest software attempted to execute MONITOR."),
102 EXIT_REASON(VMX_EXIT_PAUSE , 40, "Guest software attempted to execute PAUSE."),
103 EXIT_REASON(VMX_EXIT_ERR_MACHINE_CHECK , 41, "VM-entry failure due to machine-check."),
104 EXIT_REASON_NIL(),
105 EXIT_REASON(VMX_EXIT_TPR , 43, "TPR below threshold. Guest software executed MOV to CR8."),
106 EXIT_REASON(VMX_EXIT_APIC_ACCESS , 44, "APIC access. Guest software attempted to access memory at a physical address on the APIC-access page."),
107 EXIT_REASON_NIL(),
108 EXIT_REASON(VMX_EXIT_XDTR_ACCESS , 46, "Access to GDTR or IDTR. Guest software attempted to execute LGDT, LIDT, SGDT, or SIDT."),
109 EXIT_REASON(VMX_EXIT_TR_ACCESS , 47, "Access to LDTR or TR. Guest software attempted to execute LLDT, LTR, SLDT, or STR."),
110 EXIT_REASON(VMX_EXIT_EPT_VIOLATION , 48, "EPT violation. An attempt to access memory with a guest-physical address was disallowed by the configuration of the EPT paging structures."),
111 EXIT_REASON(VMX_EXIT_EPT_MISCONFIG , 49, "EPT misconfiguration. An attempt to access memory with a guest-physical address encountered a misconfigured EPT paging-structure entry."),
112 EXIT_REASON(VMX_EXIT_INVEPT , 50, "INVEPT. Guest software attempted to execute INVEPT."),
113 EXIT_REASON(VMX_EXIT_RDTSCP , 51, "Guest software attempted to execute RDTSCP."),
114 EXIT_REASON(VMX_EXIT_PREEMPTION_TIMER , 52, "VMX-preemption timer expired. The preemption timer counted down to zero."),
115 EXIT_REASON(VMX_EXIT_INVVPID , 53, "INVVPID. Guest software attempted to execute INVVPID."),
116 EXIT_REASON(VMX_EXIT_WBINVD , 54, "WBINVD. Guest software attempted to execute WBINVD."),
117 EXIT_REASON(VMX_EXIT_XSETBV , 55, "XSETBV. Guest software attempted to execute XSETBV."),
118 EXIT_REASON_NIL()
119};
120/** Exit reason descriptions for AMD-V, used to describe statistics. */
121static const char * const g_apszAmdVExitReasons[MAX_EXITREASON_STAT] =
122{
123 EXIT_REASON(SVM_EXIT_READ_CR0 , 0, "Read CR0."),
124 EXIT_REASON(SVM_EXIT_READ_CR1 , 1, "Read CR1."),
125 EXIT_REASON(SVM_EXIT_READ_CR2 , 2, "Read CR2."),
126 EXIT_REASON(SVM_EXIT_READ_CR3 , 3, "Read CR3."),
127 EXIT_REASON(SVM_EXIT_READ_CR4 , 4, "Read CR4."),
128 EXIT_REASON(SVM_EXIT_READ_CR5 , 5, "Read CR5."),
129 EXIT_REASON(SVM_EXIT_READ_CR6 , 6, "Read CR6."),
130 EXIT_REASON(SVM_EXIT_READ_CR7 , 7, "Read CR7."),
131 EXIT_REASON(SVM_EXIT_READ_CR8 , 8, "Read CR8."),
132 EXIT_REASON(SVM_EXIT_READ_CR9 , 9, "Read CR9."),
133 EXIT_REASON(SVM_EXIT_READ_CR10 , 10, "Read CR10."),
134 EXIT_REASON(SVM_EXIT_READ_CR11 , 11, "Read CR11."),
135 EXIT_REASON(SVM_EXIT_READ_CR12 , 12, "Read CR12."),
136 EXIT_REASON(SVM_EXIT_READ_CR13 , 13, "Read CR13."),
137 EXIT_REASON(SVM_EXIT_READ_CR14 , 14, "Read CR14."),
138 EXIT_REASON(SVM_EXIT_READ_CR15 , 15, "Read CR15."),
139 EXIT_REASON(SVM_EXIT_WRITE_CR0 , 16, "Write CR0."),
140 EXIT_REASON(SVM_EXIT_WRITE_CR1 , 17, "Write CR1."),
141 EXIT_REASON(SVM_EXIT_WRITE_CR2 , 18, "Write CR2."),
142 EXIT_REASON(SVM_EXIT_WRITE_CR3 , 19, "Write CR3."),
143 EXIT_REASON(SVM_EXIT_WRITE_CR4 , 20, "Write CR4."),
144 EXIT_REASON(SVM_EXIT_WRITE_CR5 , 21, "Write CR5."),
145 EXIT_REASON(SVM_EXIT_WRITE_CR6 , 22, "Write CR6."),
146 EXIT_REASON(SVM_EXIT_WRITE_CR7 , 23, "Write CR7."),
147 EXIT_REASON(SVM_EXIT_WRITE_CR8 , 24, "Write CR8."),
148 EXIT_REASON(SVM_EXIT_WRITE_CR9 , 25, "Write CR9."),
149 EXIT_REASON(SVM_EXIT_WRITE_CR10 , 26, "Write CR10."),
150 EXIT_REASON(SVM_EXIT_WRITE_CR11 , 27, "Write CR11."),
151 EXIT_REASON(SVM_EXIT_WRITE_CR12 , 28, "Write CR12."),
152 EXIT_REASON(SVM_EXIT_WRITE_CR13 , 29, "Write CR13."),
153 EXIT_REASON(SVM_EXIT_WRITE_CR14 , 30, "Write CR14."),
154 EXIT_REASON(SVM_EXIT_WRITE_CR15 , 31, "Write CR15."),
155 EXIT_REASON(SVM_EXIT_READ_DR0 , 32, "Read DR0."),
156 EXIT_REASON(SVM_EXIT_READ_DR1 , 33, "Read DR1."),
157 EXIT_REASON(SVM_EXIT_READ_DR2 , 34, "Read DR2."),
158 EXIT_REASON(SVM_EXIT_READ_DR3 , 35, "Read DR3."),
159 EXIT_REASON(SVM_EXIT_READ_DR4 , 36, "Read DR4."),
160 EXIT_REASON(SVM_EXIT_READ_DR5 , 37, "Read DR5."),
161 EXIT_REASON(SVM_EXIT_READ_DR6 , 38, "Read DR6."),
162 EXIT_REASON(SVM_EXIT_READ_DR7 , 39, "Read DR7."),
163 EXIT_REASON(SVM_EXIT_READ_DR8 , 40, "Read DR8."),
164 EXIT_REASON(SVM_EXIT_READ_DR9 , 41, "Read DR9."),
165 EXIT_REASON(SVM_EXIT_READ_DR10 , 42, "Read DR10."),
166 EXIT_REASON(SVM_EXIT_READ_DR11 , 43, "Read DR11"),
167 EXIT_REASON(SVM_EXIT_READ_DR12 , 44, "Read DR12."),
168 EXIT_REASON(SVM_EXIT_READ_DR13 , 45, "Read DR13."),
169 EXIT_REASON(SVM_EXIT_READ_DR14 , 46, "Read DR14."),
170 EXIT_REASON(SVM_EXIT_READ_DR15 , 47, "Read DR15."),
171 EXIT_REASON(SVM_EXIT_WRITE_DR0 , 48, "Write DR0."),
172 EXIT_REASON(SVM_EXIT_WRITE_DR1 , 49, "Write DR1."),
173 EXIT_REASON(SVM_EXIT_WRITE_DR2 , 50, "Write DR2."),
174 EXIT_REASON(SVM_EXIT_WRITE_DR3 , 51, "Write DR3."),
175 EXIT_REASON(SVM_EXIT_WRITE_DR4 , 52, "Write DR4."),
176 EXIT_REASON(SVM_EXIT_WRITE_DR5 , 53, "Write DR5."),
177 EXIT_REASON(SVM_EXIT_WRITE_DR6 , 54, "Write DR6."),
178 EXIT_REASON(SVM_EXIT_WRITE_DR7 , 55, "Write DR7."),
179 EXIT_REASON(SVM_EXIT_WRITE_DR8 , 56, "Write DR8."),
180 EXIT_REASON(SVM_EXIT_WRITE_DR9 , 57, "Write DR9."),
181 EXIT_REASON(SVM_EXIT_WRITE_DR10 , 58, "Write DR10."),
182 EXIT_REASON(SVM_EXIT_WRITE_DR11 , 59, "Write DR11."),
183 EXIT_REASON(SVM_EXIT_WRITE_DR12 , 60, "Write DR12."),
184 EXIT_REASON(SVM_EXIT_WRITE_DR13 , 61, "Write DR13."),
185 EXIT_REASON(SVM_EXIT_WRITE_DR14 , 62, "Write DR14."),
186 EXIT_REASON(SVM_EXIT_WRITE_DR15 , 63, "Write DR15."),
187 EXIT_REASON(SVM_EXIT_EXCEPTION_0 , 64, "Exception Vector 0 (0x0)."),
188 EXIT_REASON(SVM_EXIT_EXCEPTION_1 , 65, "Exception Vector 1 (0x1)."),
189 EXIT_REASON(SVM_EXIT_EXCEPTION_2 , 66, "Exception Vector 2 (0x2)."),
190 EXIT_REASON(SVM_EXIT_EXCEPTION_3 , 67, "Exception Vector 3 (0x3)."),
191 EXIT_REASON(SVM_EXIT_EXCEPTION_4 , 68, "Exception Vector 4 (0x4)."),
192 EXIT_REASON(SVM_EXIT_EXCEPTION_5 , 69, "Exception Vector 5 (0x5)."),
193 EXIT_REASON(SVM_EXIT_EXCEPTION_6 , 70, "Exception Vector 6 (0x6)."),
194 EXIT_REASON(SVM_EXIT_EXCEPTION_7 , 71, "Exception Vector 7 (0x7)."),
195 EXIT_REASON(SVM_EXIT_EXCEPTION_8 , 72, "Exception Vector 8 (0x8)."),
196 EXIT_REASON(SVM_EXIT_EXCEPTION_9 , 73, "Exception Vector 9 (0x9)."),
197 EXIT_REASON(SVM_EXIT_EXCEPTION_A , 74, "Exception Vector 10 (0xA)."),
198 EXIT_REASON(SVM_EXIT_EXCEPTION_B , 75, "Exception Vector 11 (0xB)."),
199 EXIT_REASON(SVM_EXIT_EXCEPTION_C , 76, "Exception Vector 12 (0xC)."),
200 EXIT_REASON(SVM_EXIT_EXCEPTION_D , 77, "Exception Vector 13 (0xD)."),
201 EXIT_REASON(SVM_EXIT_EXCEPTION_E , 78, "Exception Vector 14 (0xE)."),
202 EXIT_REASON(SVM_EXIT_EXCEPTION_F , 79, "Exception Vector 15 (0xF)."),
203 EXIT_REASON(SVM_EXIT_EXCEPTION_10 , 80, "Exception Vector 16 (0x10)."),
204 EXIT_REASON(SVM_EXIT_EXCEPTION_11 , 81, "Exception Vector 17 (0x11)."),
205 EXIT_REASON(SVM_EXIT_EXCEPTION_12 , 82, "Exception Vector 18 (0x12)."),
206 EXIT_REASON(SVM_EXIT_EXCEPTION_13 , 83, "Exception Vector 19 (0x13)."),
207 EXIT_REASON(SVM_EXIT_EXCEPTION_14 , 84, "Exception Vector 20 (0x14)."),
208 EXIT_REASON(SVM_EXIT_EXCEPTION_15 , 85, "Exception Vector 22 (0x15)."),
209 EXIT_REASON(SVM_EXIT_EXCEPTION_16 , 86, "Exception Vector 22 (0x16)."),
210 EXIT_REASON(SVM_EXIT_EXCEPTION_17 , 87, "Exception Vector 23 (0x17)."),
211 EXIT_REASON(SVM_EXIT_EXCEPTION_18 , 88, "Exception Vector 24 (0x18)."),
212 EXIT_REASON(SVM_EXIT_EXCEPTION_19 , 89, "Exception Vector 25 (0x19)."),
213 EXIT_REASON(SVM_EXIT_EXCEPTION_1A , 90, "Exception Vector 26 (0x1A)."),
214 EXIT_REASON(SVM_EXIT_EXCEPTION_1B , 91, "Exception Vector 27 (0x1B)."),
215 EXIT_REASON(SVM_EXIT_EXCEPTION_1C , 92, "Exception Vector 28 (0x1C)."),
216 EXIT_REASON(SVM_EXIT_EXCEPTION_1D , 93, "Exception Vector 29 (0x1D)."),
217 EXIT_REASON(SVM_EXIT_EXCEPTION_1E , 94, "Exception Vector 30 (0x1E)."),
218 EXIT_REASON(SVM_EXIT_EXCEPTION_1F , 95, "Exception Vector 31 (0x1F)."),
219 EXIT_REASON(SVM_EXIT_INTR , 96, "Physical maskable interrupt."),
220 EXIT_REASON(SVM_EXIT_NMI , 97, "Physical non-maskable interrupt."),
221 EXIT_REASON(SVM_EXIT_SMI , 98, "System management interrupt."),
222 EXIT_REASON(SVM_EXIT_INIT , 99, "Physical INIT signal."),
223 EXIT_REASON(SVM_EXIT_VINTR ,100, "Virtual interrupt."),
224 EXIT_REASON(SVM_EXIT_CR0_SEL_WRITE ,101, "Write to CR0 that changed any bits other than CR0.TS or CR0.MP."),
225 EXIT_REASON(SVM_EXIT_IDTR_READ ,102, "Read IDTR"),
226 EXIT_REASON(SVM_EXIT_GDTR_READ ,103, "Read GDTR"),
227 EXIT_REASON(SVM_EXIT_LDTR_READ ,104, "Read LDTR."),
228 EXIT_REASON(SVM_EXIT_TR_READ ,105, "Read TR."),
229 EXIT_REASON(SVM_EXIT_TR_READ ,106, "Write IDTR."),
230 EXIT_REASON(SVM_EXIT_TR_READ ,107, "Write GDTR."),
231 EXIT_REASON(SVM_EXIT_TR_READ ,108, "Write LDTR."),
232 EXIT_REASON(SVM_EXIT_TR_READ ,109, "Write TR."),
233 EXIT_REASON(SVM_EXIT_RDTSC ,110, "RDTSC instruction."),
234 EXIT_REASON(SVM_EXIT_RDPMC ,111, "RDPMC instruction."),
235 EXIT_REASON(SVM_EXIT_PUSHF ,112, "PUSHF instruction."),
236 EXIT_REASON(SVM_EXIT_POPF ,113, "POPF instruction."),
237 EXIT_REASON(SVM_EXIT_CPUID ,114, "CPUID instruction."),
238 EXIT_REASON(SVM_EXIT_RSM ,115, "RSM instruction."),
239 EXIT_REASON(SVM_EXIT_IRET ,116, "IRET instruction."),
240 EXIT_REASON(SVM_EXIT_SWINT ,117, "Software interrupt (INTn instructions)."),
241 EXIT_REASON(SVM_EXIT_INVD ,118, "INVD instruction."),
242 EXIT_REASON(SVM_EXIT_PAUSE ,119, "PAUSE instruction."),
243 EXIT_REASON(SVM_EXIT_HLT ,120, "HLT instruction."),
244 EXIT_REASON(SVM_EXIT_INVLPG ,121, "INVLPG instruction."),
245 EXIT_REASON(SVM_EXIT_INVLPGA ,122, "INVLPGA instruction."),
246 EXIT_REASON(SVM_EXIT_IOIO ,123, "IN/OUT accessing protected port (EXITINFO1 field provides more information)."),
247 EXIT_REASON(SVM_EXIT_MSR ,124, "RDMSR or WRMSR access to protected MSR."),
248 EXIT_REASON(SVM_EXIT_TASK_SWITCH ,125, "Task switch."),
249 EXIT_REASON(SVM_EXIT_FERR_FREEZE ,126, "FP legacy handling enabled, and processor is frozen in an x87/mmx instruction waiting for an interrupt"),
250 EXIT_REASON(SVM_EXIT_SHUTDOWN ,127, "Shutdown."),
251 EXIT_REASON(SVM_EXIT_VMRUN ,128, "VMRUN instruction."),
252 EXIT_REASON(SVM_EXIT_VMMCALL ,129, "VMCALL instruction."),
253 EXIT_REASON(SVM_EXIT_VMLOAD ,130, "VMLOAD instruction."),
254 EXIT_REASON(SVM_EXIT_VMSAVE ,131, "VMSAVE instruction."),
255 EXIT_REASON(SVM_EXIT_STGI ,132, "STGI instruction."),
256 EXIT_REASON(SVM_EXIT_CLGI ,133, "CLGI instruction."),
257 EXIT_REASON(SVM_EXIT_SKINIT ,134, "SKINIT instruction."),
258 EXIT_REASON(SVM_EXIT_RDTSCP ,135, "RDTSCP instruction."),
259 EXIT_REASON(SVM_EXIT_ICEBP ,136, "ICEBP instruction."),
260 EXIT_REASON(SVM_EXIT_WBINVD ,137, "WBINVD instruction."),
261 EXIT_REASON(SVM_EXIT_MONITOR ,138, "MONITOR instruction."),
262 EXIT_REASON(SVM_EXIT_MWAIT_UNCOND ,139, "MWAIT instruction unconditional."),
263 EXIT_REASON(SVM_EXIT_MWAIT_ARMED ,140, "MWAIT instruction when armed."),
264 EXIT_REASON(SVM_EXIT_NPF ,1024, "Nested paging: host-level page fault occurred (EXITINFO1 contains fault errorcode; EXITINFO2 contains the guest physical address causing the fault)."),
265 EXIT_REASON_NIL()
266};
267# undef EXIT_REASON
268# undef EXIT_REASON_NIL
269#endif /* VBOX_WITH_STATISTICS */
270
271/*******************************************************************************
272* Internal Functions *
273*******************************************************************************/
274static DECLCALLBACK(int) hmR3Save(PVM pVM, PSSMHANDLE pSSM);
275static DECLCALLBACK(int) hmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
276static int hmR3InitCPU(PVM pVM);
277static int hmR3InitFinalizeR0(PVM pVM);
278static int hmR3TermCPU(PVM pVM);
279
280
281/**
282 * Initializes the HM.
283 *
284 * @returns VBox status code.
285 * @param pVM Pointer to the VM.
286 */
287VMMR3_INT_DECL(int) HMR3Init(PVM pVM)
288{
289 LogFlow(("HMR3Init\n"));
290
291 /*
292 * Assert alignment and sizes.
293 */
294 AssertCompileMemberAlignment(VM, hm.s, 32);
295 AssertCompile(sizeof(pVM->hm.s) <= sizeof(pVM->hm.padding));
296
297 /* Some structure checks. */
298 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.EventInject) == 0xA8, ("ctrl.EventInject offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.EventInject)));
299 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.ExitIntInfo) == 0x88, ("ctrl.ExitIntInfo offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.ExitIntInfo)));
300 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.TLBCtrl) == 0x58, ("ctrl.TLBCtrl offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.TLBCtrl)));
301
302 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest) == 0x400, ("guest offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest)));
303 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.TR) == 0x490, ("guest.TR offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.TR)));
304 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u8CPL) == 0x4CB, ("guest.u8CPL offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u8CPL)));
305 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64EFER) == 0x4D0, ("guest.u64EFER offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64EFER)));
306 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64CR4) == 0x548, ("guest.u64CR4 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64CR4)));
307 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64RIP) == 0x578, ("guest.u64RIP offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64RIP)));
308 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64RSP) == 0x5D8, ("guest.u64RSP offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64RSP)));
309 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64CR2) == 0x640, ("guest.u64CR2 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64CR2)));
310 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64GPAT) == 0x668, ("guest.u64GPAT offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64GPAT)));
311 AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u64LASTEXCPTO) == 0x690, ("guest.u64LASTEXCPTO offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u64LASTEXCPTO)));
312 AssertReleaseMsg(sizeof(SVM_VMCB) == 0x1000, ("SVM_VMCB size = %x\n", sizeof(SVM_VMCB)));
313
314 /*
315 * Register the saved state data unit.
316 */
317 int rc = SSMR3RegisterInternal(pVM, "HWACCM", 0, HM_SSM_VERSION, sizeof(HM),
318 NULL, NULL, NULL,
319 NULL, hmR3Save, NULL,
320 NULL, hmR3Load, NULL);
321 if (RT_FAILURE(rc))
322 return rc;
323
324 /* Misc initialisation. */
325 pVM->hm.s.vmx.fSupported = false;
326 pVM->hm.s.svm.fSupported = false;
327 pVM->hm.s.vmx.fEnabled = false;
328 pVM->hm.s.svm.fEnabled = false;
329
330 pVM->hm.s.fNestedPaging = false;
331 pVM->hm.s.fLargePages = false;
332
333 /* Disabled by default. */
334 pVM->fHMEnabled = false;
335
336 /*
337 * Check CFGM options.
338 */
339 PCFGMNODE pRoot = CFGMR3GetRoot(pVM);
340 PCFGMNODE pHWVirtExt = CFGMR3GetChild(pRoot, "HWVirtExt/");
341 /* Nested paging: disabled by default. */
342 rc = CFGMR3QueryBoolDef(pHWVirtExt, "EnableNestedPaging", &pVM->hm.s.fAllowNestedPaging, false);
343 AssertRC(rc);
344
345 /* Large pages: disabled by default. */
346 rc = CFGMR3QueryBoolDef(pHWVirtExt, "EnableLargePages", &pVM->hm.s.fLargePages, false);
347 AssertRC(rc);
348
349 /* VT-x VPID: disabled by default. */
350 rc = CFGMR3QueryBoolDef(pHWVirtExt, "EnableVPID", &pVM->hm.s.vmx.fAllowVpid, false);
351 AssertRC(rc);
352
353 /* HM support must be explicitely enabled in the configuration file. */
354 rc = CFGMR3QueryBoolDef(pHWVirtExt, "Enabled", &pVM->hm.s.fAllowed, false);
355 AssertRC(rc);
356
357 /* TPR patching for 32 bits (Windows) guests with IO-APIC: disabled by default. */
358 rc = CFGMR3QueryBoolDef(pHWVirtExt, "TPRPatchingEnabled", &pVM->hm.s.fTRPPatchingAllowed, false);
359 AssertRC(rc);
360
361#ifdef RT_OS_DARWIN
362 if (VMMIsHwVirtExtForced(pVM) != pVM->hm.s.fAllowed)
363#else
364 if (VMMIsHwVirtExtForced(pVM) && !pVM->hm.s.fAllowed)
365#endif
366 {
367 AssertLogRelMsgFailed(("VMMIsHwVirtExtForced=%RTbool fAllowed=%RTbool\n",
368 VMMIsHwVirtExtForced(pVM), pVM->hm.s.fAllowed));
369 return VERR_HM_CONFIG_MISMATCH;
370 }
371
372 if (VMMIsHwVirtExtForced(pVM))
373 pVM->fHMEnabled = true;
374
375#if HC_ARCH_BITS == 32
376 /*
377 * 64-bit mode is configurable and it depends on both the kernel mode and VT-x.
378 * (To use the default, don't set 64bitEnabled in CFGM.)
379 */
380 rc = CFGMR3QueryBoolDef(pHWVirtExt, "64bitEnabled", &pVM->hm.s.fAllow64BitGuests, false);
381 AssertLogRelRCReturn(rc, rc);
382 if (pVM->hm.s.fAllow64BitGuests)
383 {
384# ifdef RT_OS_DARWIN
385 if (!VMMIsHwVirtExtForced(pVM))
386# else
387 if (!pVM->hm.s.fAllowed)
388# endif
389 return VM_SET_ERROR(pVM, VERR_INVALID_PARAMETER, "64-bit guest support was requested without also enabling HWVirtEx (VT-x/AMD-V).");
390 }
391#else
392 /*
393 * On 64-bit hosts 64-bit guest support is enabled by default, but allow this to be overridden
394 * via VBoxInternal/HWVirtExt/64bitEnabled=0. (ConsoleImpl2.cpp doesn't set this to false for 64-bit.)*
395 */
396 rc = CFGMR3QueryBoolDef(pHWVirtExt, "64bitEnabled", &pVM->hm.s.fAllow64BitGuests, true);
397 AssertLogRelRCReturn(rc, rc);
398#endif
399
400
401 /*
402 * Determine the init method for AMD-V and VT-x; either one global init for each host CPU
403 * or local init each time we wish to execute guest code.
404 *
405 * Default false for Mac OS X and Windows due to the higher risk of conflicts with other hypervisors.
406 */
407 rc = CFGMR3QueryBoolDef(pHWVirtExt, "Exclusive", &pVM->hm.s.fGlobalInit,
408#if defined(RT_OS_DARWIN) || defined(RT_OS_WINDOWS)
409 false
410#else
411 true
412#endif
413 );
414
415 /* Max number of resume loops. */
416 rc = CFGMR3QueryU32Def(pHWVirtExt, "MaxResumeLoops", &pVM->hm.s.cMaxResumeLoops, 0 /* set by R0 later */);
417 AssertRC(rc);
418
419 return rc;
420}
421
422
423/**
424 * Initializes the per-VCPU HM.
425 *
426 * @returns VBox status code.
427 * @param pVM Pointer to the VM.
428 */
429static int hmR3InitCPU(PVM pVM)
430{
431 LogFlow(("HMR3InitCPU\n"));
432
433 for (VMCPUID i = 0; i < pVM->cCpus; i++)
434 {
435 PVMCPU pVCpu = &pVM->aCpus[i];
436
437 pVCpu->hm.s.fActive = false;
438 }
439
440#ifdef VBOX_WITH_STATISTICS
441 STAM_REG(pVM, &pVM->hm.s.StatTprPatchSuccess, STAMTYPE_COUNTER, "/HM/TPR/Patch/Success", STAMUNIT_OCCURENCES, "Number of times an instruction was successfully patched.");
442 STAM_REG(pVM, &pVM->hm.s.StatTprPatchFailure, STAMTYPE_COUNTER, "/HM/TPR/Patch/Failed", STAMUNIT_OCCURENCES, "Number of unsuccessful patch attempts.");
443 STAM_REG(pVM, &pVM->hm.s.StatTprReplaceSuccess, STAMTYPE_COUNTER, "/HM/TPR/Replace/Success",STAMUNIT_OCCURENCES, "Number of times an instruction was successfully patched.");
444 STAM_REG(pVM, &pVM->hm.s.StatTprReplaceFailure, STAMTYPE_COUNTER, "/HM/TPR/Replace/Failed", STAMUNIT_OCCURENCES, "Number of unsuccessful patch attempts.");
445
446 /*
447 * Statistics.
448 */
449 for (VMCPUID i = 0; i < pVM->cCpus; i++)
450 {
451 PVMCPU pVCpu = &pVM->aCpus[i];
452 int rc;
453
454 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatPoke, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
455 "Profiling of RTMpPokeCpu",
456 "/PROF/HM/CPU%d/Poke", i);
457 AssertRC(rc);
458 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatSpinPoke, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
459 "Profiling of poke wait",
460 "/PROF/HM/CPU%d/PokeWait", i);
461 AssertRC(rc);
462 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatSpinPokeFailed, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
463 "Profiling of poke wait when RTMpPokeCpu fails",
464 "/PROF/HM/CPU%d/PokeWaitFailed", i);
465 AssertRC(rc);
466 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatEntry, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
467 "Profiling of VMXR0RunGuestCode entry",
468 "/PROF/HM/CPU%d/SwitchToGC", i);
469 AssertRC(rc);
470 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit1, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
471 "Profiling of VMXR0RunGuestCode exit part 1",
472 "/PROF/HM/CPU%d/SwitchFromGC_1", i);
473 AssertRC(rc);
474 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit2, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
475 "Profiling of VMXR0RunGuestCode exit part 2",
476 "/PROF/HM/CPU%d/SwitchFromGC_2", i);
477 AssertRC(rc);
478# if 1 /* temporary for tracking down darwin holdup. */
479 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit2Sub1, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
480 "Temporary - I/O",
481 "/PROF/HM/CPU%d/SwitchFromGC_2/Sub1", i);
482 AssertRC(rc);
483 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit2Sub2, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
484 "Temporary - CRx RWs",
485 "/PROF/HM/CPU%d/SwitchFromGC_2/Sub2", i);
486 AssertRC(rc);
487 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit2Sub3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
488 "Temporary - Exceptions",
489 "/PROF/HM/CPU%d/SwitchFromGC_2/Sub3", i);
490 AssertRC(rc);
491# endif
492 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatInGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
493 "Profiling of vmlaunch",
494 "/PROF/HM/CPU%d/InGC", i);
495 AssertRC(rc);
496
497# if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
498 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatWorldSwitch3264, STAMTYPE_PROFILE, STAMVISIBILITY_USED,
499 STAMUNIT_TICKS_PER_CALL, "Profiling of the 32/64 switcher",
500 "/PROF/HM/CPU%d/Switcher3264", i);
501 AssertRC(rc);
502# endif
503
504# define HM_REG_COUNTER(a, b) \
505 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Profiling of vmlaunch", b, i); \
506 AssertRC(rc);
507
508 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowNM, "/HM/CPU%d/Exit/Trap/Shw/#NM");
509 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestNM, "/HM/CPU%d/Exit/Trap/Gst/#NM");
510 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowPF, "/HM/CPU%d/Exit/Trap/Shw/#PF");
511 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowPFEM, "/HM/CPU%d/Exit/Trap/Shw/#PF-EM");
512 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestPF, "/HM/CPU%d/Exit/Trap/Gst/#PF");
513 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestUD, "/HM/CPU%d/Exit/Trap/Gst/#UD");
514 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestSS, "/HM/CPU%d/Exit/Trap/Gst/#SS");
515 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestNP, "/HM/CPU%d/Exit/Trap/Gst/#NP");
516 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestGP, "/HM/CPU%d/Exit/Trap/Gst/#GP");
517 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestMF, "/HM/CPU%d/Exit/Trap/Gst/#MF");
518 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestDE, "/HM/CPU%d/Exit/Trap/Gst/#DE");
519 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestDB, "/HM/CPU%d/Exit/Trap/Gst/#DB");
520 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestBP, "/HM/CPU%d/Exit/Trap/Gst/#BP");
521 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestXF, "/HM/CPU%d/Exit/Trap/Gst/#XF");
522 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestXcpUnk, "/HM/CPU%d/Exit/Trap/Gst/Other");
523 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvlpg, "/HM/CPU%d/Exit/Instr/Invlpg");
524 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvd, "/HM/CPU%d/Exit/Instr/Invd");
525 HM_REG_COUNTER(&pVCpu->hm.s.StatExitWbinvd, "/HM/CPU%d/Exit/Instr/Wbinvd");
526 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPause, "/HM/CPU%d/Exit/Instr/Pause");
527 HM_REG_COUNTER(&pVCpu->hm.s.StatExitCpuid, "/HM/CPU%d/Exit/Instr/Cpuid");
528 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdtsc, "/HM/CPU%d/Exit/Instr/Rdtsc");
529 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdtscp, "/HM/CPU%d/Exit/Instr/Rdtscp");
530 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdpmc, "/HM/CPU%d/Exit/Instr/Rdpmc");
531 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdrand, "/HM/CPU%d/Exit/Instr/Rdrand");
532 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdmsr, "/HM/CPU%d/Exit/Instr/Rdmsr");
533 HM_REG_COUNTER(&pVCpu->hm.s.StatExitWrmsr, "/HM/CPU%d/Exit/Instr/Wrmsr");
534 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMwait, "/HM/CPU%d/Exit/Instr/Mwait");
535 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMonitor, "/HM/CPU%d/Exit/Instr/Monitor");
536 HM_REG_COUNTER(&pVCpu->hm.s.StatExitDRxWrite, "/HM/CPU%d/Exit/Instr/DR/Write");
537 HM_REG_COUNTER(&pVCpu->hm.s.StatExitDRxRead, "/HM/CPU%d/Exit/Instr/DR/Read");
538 HM_REG_COUNTER(&pVCpu->hm.s.StatExitClts, "/HM/CPU%d/Exit/Instr/CLTS");
539 HM_REG_COUNTER(&pVCpu->hm.s.StatExitLmsw, "/HM/CPU%d/Exit/Instr/LMSW");
540 HM_REG_COUNTER(&pVCpu->hm.s.StatExitCli, "/HM/CPU%d/Exit/Instr/Cli");
541 HM_REG_COUNTER(&pVCpu->hm.s.StatExitSti, "/HM/CPU%d/Exit/Instr/Sti");
542 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPushf, "/HM/CPU%d/Exit/Instr/Pushf");
543 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPopf, "/HM/CPU%d/Exit/Instr/Popf");
544 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIret, "/HM/CPU%d/Exit/Instr/Iret");
545 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInt, "/HM/CPU%d/Exit/Instr/Int");
546 HM_REG_COUNTER(&pVCpu->hm.s.StatExitHlt, "/HM/CPU%d/Exit/Instr/Hlt");
547 HM_REG_COUNTER(&pVCpu->hm.s.StatExitXdtrAccess, "/HM/CPU%d/Exit/Instr/XdtrAccess");
548 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOWrite, "/HM/CPU%d/Exit/IO/Write");
549 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIORead, "/HM/CPU%d/Exit/IO/Read");
550 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOStringWrite, "/HM/CPU%d/Exit/IO/WriteString");
551 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOStringRead, "/HM/CPU%d/Exit/IO/ReadString");
552 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIntWindow, "/HM/CPU%d/Exit/IntWindow");
553 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMaxResume, "/HM/CPU%d/Exit/MaxResume");
554 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPreemptPending, "/HM/CPU%d/Exit/PreemptPending");
555 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPreemptTimer, "/HM/CPU%d/Exit/PreemptTimer");
556 HM_REG_COUNTER(&pVCpu->hm.s.StatExitTprBelowThreshold, "/HM/CPU%d/Exit/TprBelowThreshold");
557 HM_REG_COUNTER(&pVCpu->hm.s.StatExitTaskSwitch, "/HM/CPU%d/Exit/TaskSwitch");
558 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMtf, "/HM/CPU%d/Exit/MonitorTrapFlag");
559 HM_REG_COUNTER(&pVCpu->hm.s.StatExitApicAccess, "/HM/CPU%d/Exit/ApicAccess");
560
561 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchGuestIrq, "/HM/CPU%d/Switch/IrqPending");
562 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchToR3, "/HM/CPU%d/Switch/ToR3");
563
564 HM_REG_COUNTER(&pVCpu->hm.s.StatIntInject, "/HM/CPU%d/Irq/Inject");
565 HM_REG_COUNTER(&pVCpu->hm.s.StatIntReinject, "/HM/CPU%d/Irq/Reinject");
566 HM_REG_COUNTER(&pVCpu->hm.s.StatPendingHostIrq, "/HM/CPU%d/Irq/PendingOnHost");
567
568 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPage, "/HM/CPU%d/Flush/Page");
569 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPageManual, "/HM/CPU%d/Flush/Page/Virt");
570 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPhysPageManual, "/HM/CPU%d/Flush/Page/Phys");
571 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlb, "/HM/CPU%d/Flush/TLB");
572 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbManual, "/HM/CPU%d/Flush/TLB/Manual");
573 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbCRxChange, "/HM/CPU%d/Flush/TLB/CRx");
574 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPageInvlpg, "/HM/CPU%d/Flush/Page/Invlpg");
575 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbWorldSwitch, "/HM/CPU%d/Flush/TLB/Switch");
576 HM_REG_COUNTER(&pVCpu->hm.s.StatNoFlushTlbWorldSwitch, "/HM/CPU%d/Flush/TLB/Skipped");
577 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushAsid, "/HM/CPU%d/Flush/TLB/ASID");
578 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushNestedPaging, "/HM/CPU%d/Flush/TLB/NestedPaging");
579 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbInvlpga, "/HM/CPU%d/Flush/TLB/PhysInvl");
580 HM_REG_COUNTER(&pVCpu->hm.s.StatTlbShootdown, "/HM/CPU%d/Flush/Shootdown/Page");
581 HM_REG_COUNTER(&pVCpu->hm.s.StatTlbShootdownFlush, "/HM/CPU%d/Flush/Shootdown/TLB");
582
583 HM_REG_COUNTER(&pVCpu->hm.s.StatTscOffset, "/HM/CPU%d/TSC/Offset");
584 HM_REG_COUNTER(&pVCpu->hm.s.StatTscIntercept, "/HM/CPU%d/TSC/Intercept");
585 HM_REG_COUNTER(&pVCpu->hm.s.StatTscInterceptOverFlow, "/HM/CPU%d/TSC/InterceptOverflow");
586
587 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxArmed, "/HM/CPU%d/Debug/Armed");
588 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxContextSwitch, "/HM/CPU%d/Debug/ContextSwitch");
589 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxIoCheck, "/HM/CPU%d/Debug/IOCheck");
590
591 HM_REG_COUNTER(&pVCpu->hm.s.StatLoadMinimal, "/HM/CPU%d/Load/Minimal");
592 HM_REG_COUNTER(&pVCpu->hm.s.StatLoadFull, "/HM/CPU%d/Load/Full");
593
594#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
595 HM_REG_COUNTER(&pVCpu->hm.s.StatFpu64SwitchBack, "/HM/CPU%d/Switch64/Fpu");
596 HM_REG_COUNTER(&pVCpu->hm.s.StatDebug64SwitchBack, "/HM/CPU%d/Switch64/Debug");
597#endif
598
599 for (unsigned j = 0; j < RT_ELEMENTS(pVCpu->hm.s.StatExitCRxWrite); j++)
600 {
601 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitCRxWrite[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
602 STAMUNIT_OCCURENCES, "Profiling of CRx writes",
603 "/HM/CPU%d/Exit/Instr/CR/Write/%x", i, j);
604 AssertRC(rc);
605 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitCRxRead[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
606 STAMUNIT_OCCURENCES, "Profiling of CRx reads",
607 "/HM/CPU%d/Exit/Instr/CR/Read/%x", i, j);
608 AssertRC(rc);
609 }
610
611#undef HM_REG_COUNTER
612
613 pVCpu->hm.s.paStatExitReason = NULL;
614
615 rc = MMHyperAlloc(pVM, MAX_EXITREASON_STAT*sizeof(*pVCpu->hm.s.paStatExitReason), 0, MM_TAG_HM,
616 (void **)&pVCpu->hm.s.paStatExitReason);
617 AssertRC(rc);
618 if (RT_SUCCESS(rc))
619 {
620 const char * const *papszDesc = ASMIsIntelCpu() ? &g_apszVTxExitReasons[0] : &g_apszAmdVExitReasons[0];
621 for (int j = 0; j < MAX_EXITREASON_STAT; j++)
622 {
623 if (papszDesc[j])
624 {
625 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.paStatExitReason[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
626 STAMUNIT_OCCURENCES, papszDesc[j], "/HM/CPU%d/Exit/Reason/%02x", i, j);
627 AssertRC(rc);
628 }
629 }
630 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitReasonNpf, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
631 "Nested page fault", "/HM/CPU%d/Exit/Reason/#NPF", i);
632 AssertRC(rc);
633 }
634 pVCpu->hm.s.paStatExitReasonR0 = MMHyperR3ToR0(pVM, pVCpu->hm.s.paStatExitReason);
635# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
636 Assert(pVCpu->hm.s.paStatExitReasonR0 != NIL_RTR0PTR || !VMMIsHwVirtExtForced(pVM));
637# else
638 Assert(pVCpu->hm.s.paStatExitReasonR0 != NIL_RTR0PTR);
639# endif
640
641 rc = MMHyperAlloc(pVM, sizeof(STAMCOUNTER) * 256, 8, MM_TAG_HM, (void **)&pVCpu->hm.s.paStatInjectedIrqs);
642 AssertRCReturn(rc, rc);
643 pVCpu->hm.s.paStatInjectedIrqsR0 = MMHyperR3ToR0(pVM, pVCpu->hm.s.paStatInjectedIrqs);
644# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
645 Assert(pVCpu->hm.s.paStatInjectedIrqsR0 != NIL_RTR0PTR || !VMMIsHwVirtExtForced(pVM));
646# else
647 Assert(pVCpu->hm.s.paStatInjectedIrqsR0 != NIL_RTR0PTR);
648# endif
649 for (unsigned j = 0; j < 255; j++)
650 {
651 STAMR3RegisterF(pVM, &pVCpu->hm.s.paStatInjectedIrqs[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
652 "Forwarded interrupts.",
653 (j < 0x20) ? "/HM/CPU%d/Interrupt/Trap/%02X" : "/HM/CPU%d/Interrupt/IRQ/%02X", i, j);
654 }
655
656 }
657#endif /* VBOX_WITH_STATISTICS */
658
659#ifdef VBOX_WITH_CRASHDUMP_MAGIC
660 /* Magic marker for searching in crash dumps. */
661 for (VMCPUID i = 0; i < pVM->cCpus; i++)
662 {
663 PVMCPU pVCpu = &pVM->aCpus[i];
664
665 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
666 strcpy((char *)pCache->aMagic, "VMCSCACHE Magic");
667 pCache->uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
668 }
669#endif
670 return VINF_SUCCESS;
671}
672
673
674/**
675 * Called when a init phase has completed.
676 *
677 * @returns VBox status code.
678 * @param pVM The VM.
679 * @param enmWhat The phase that completed.
680 */
681VMMR3_INT_DECL(int) HMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
682{
683 switch (enmWhat)
684 {
685 case VMINITCOMPLETED_RING3:
686 return hmR3InitCPU(pVM);
687 case VMINITCOMPLETED_RING0:
688 return hmR3InitFinalizeR0(pVM);
689 default:
690 return VINF_SUCCESS;
691 }
692}
693
694
695/**
696 * Turns off normal raw mode features.
697 *
698 * @param pVM Pointer to the VM.
699 */
700static void hmR3DisableRawMode(PVM pVM)
701{
702 /* Disable PATM & CSAM. */
703 PATMR3AllowPatching(pVM->pUVM, false);
704 CSAMDisableScanning(pVM);
705
706 /* Turn off IDT/LDT/GDT and TSS monitoring and sycing. */
707 SELMR3DisableMonitoring(pVM);
708 TRPMR3DisableMonitoring(pVM);
709
710 /* Disable the switcher code (safety precaution). */
711 VMMR3DisableSwitcher(pVM);
712
713 /* Disable mapping of the hypervisor into the shadow page table. */
714 PGMR3MappingsDisable(pVM);
715
716 /* Disable the switcher */
717 VMMR3DisableSwitcher(pVM);
718
719 /* Reinit the paging mode to force the new shadow mode. */
720 for (VMCPUID i = 0; i < pVM->cCpus; i++)
721 {
722 PVMCPU pVCpu = &pVM->aCpus[i];
723
724 PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
725 }
726}
727
728
729/**
730 * Initialize VT-x or AMD-V.
731 *
732 * @returns VBox status code.
733 * @param pVM Pointer to the VM.
734 */
735static int hmR3InitFinalizeR0(PVM pVM)
736{
737 int rc;
738
739 /*
740 * Hack to allow users to work around broken BIOSes that incorrectly set EFER.SVME, which makes us believe somebody else
741 * is already using AMD-V.
742 */
743 if ( !pVM->hm.s.vmx.fSupported
744 && !pVM->hm.s.svm.fSupported
745 && pVM->hm.s.lLastError == VERR_SVM_IN_USE /* implies functional AMD-V */
746 && RTEnvExist("VBOX_HWVIRTEX_IGNORE_SVM_IN_USE"))
747 {
748 LogRel(("HM: VBOX_HWVIRTEX_IGNORE_SVM_IN_USE active!\n"));
749 pVM->hm.s.svm.fSupported = true;
750 pVM->hm.s.svm.fIgnoreInUseError = true;
751 }
752 else
753 if ( !pVM->hm.s.vmx.fSupported
754 && !pVM->hm.s.svm.fSupported)
755 {
756 LogRel(("HM: No VT-x or AMD-V CPU extension found. Reason %Rrc\n", pVM->hm.s.lLastError));
757 LogRel(("HM: VMX MSR_IA32_FEATURE_CONTROL=%RX64\n", pVM->hm.s.vmx.msr.feature_ctrl));
758
759 if (VMMIsHwVirtExtForced(pVM))
760 {
761 switch (pVM->hm.s.lLastError)
762 {
763 case VERR_VMX_NO_VMX:
764 return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "VT-x is not available.");
765 case VERR_VMX_IN_VMX_ROOT_MODE:
766 return VM_SET_ERROR(pVM, VERR_VMX_IN_VMX_ROOT_MODE, "VT-x is being used by another hypervisor.");
767 case VERR_SVM_IN_USE:
768 return VM_SET_ERROR(pVM, VERR_SVM_IN_USE, "AMD-V is being used by another hypervisor.");
769 case VERR_SVM_NO_SVM:
770 return VM_SET_ERROR(pVM, VERR_SVM_NO_SVM, "AMD-V is not available.");
771 case VERR_SVM_DISABLED:
772 return VM_SET_ERROR(pVM, VERR_SVM_DISABLED, "AMD-V is disabled in the BIOS.");
773 default:
774 return pVM->hm.s.lLastError;
775 }
776 }
777 return VINF_SUCCESS;
778 }
779
780 if (pVM->hm.s.vmx.fSupported)
781 {
782 rc = SUPR3QueryVTxSupported();
783 if (RT_FAILURE(rc))
784 {
785#ifdef RT_OS_LINUX
786 LogRel(("HM: The host kernel does not support VT-x -- Linux 2.6.13 or newer required!\n"));
787#else
788 LogRel(("HM: The host kernel does not support VT-x!\n"));
789#endif
790 if ( pVM->cCpus > 1
791 || VMMIsHwVirtExtForced(pVM))
792 return rc;
793
794 /* silently fall back to raw mode */
795 return VINF_SUCCESS;
796 }
797 }
798
799 if (!pVM->hm.s.fAllowed)
800 return VINF_SUCCESS; /* nothing to do */
801
802 /* Enable VT-x or AMD-V on all host CPUs. */
803 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_ENABLE, 0, NULL);
804 if (RT_FAILURE(rc))
805 {
806 LogRel(("HMR3InitFinalize: SUPR3CallVMMR0Ex VMMR0_DO_HM_ENABLE failed with %Rrc\n", rc));
807 return rc;
808 }
809 Assert(!pVM->fHMEnabled || VMMIsHwVirtExtForced(pVM));
810
811 pVM->hm.s.fHasIoApic = PDMHasIoApic(pVM);
812 /* No TPR patching is required when the IO-APIC is not enabled for this VM. (Main should have taken care of this already) */
813 if (!pVM->hm.s.fHasIoApic)
814 {
815 Assert(!pVM->hm.s.fTRPPatchingAllowed); /* paranoia */
816 pVM->hm.s.fTRPPatchingAllowed = false;
817 }
818
819 bool fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
820 if (pVM->hm.s.vmx.fSupported)
821 {
822 Log(("pVM->hm.s.vmx.fSupported = %d\n", pVM->hm.s.vmx.fSupported));
823
824 if ( pVM->hm.s.fInitialized == false
825 && pVM->hm.s.vmx.msr.feature_ctrl != 0)
826 {
827 uint64_t val;
828 RTGCPHYS GCPhys = 0;
829
830 LogRel(("HM: Host CR4=%08X\n", pVM->hm.s.vmx.hostCR4));
831 LogRel(("HM: MSR_IA32_FEATURE_CONTROL = %RX64\n", pVM->hm.s.vmx.msr.feature_ctrl));
832 LogRel(("HM: MSR_IA32_VMX_BASIC_INFO = %RX64\n", pVM->hm.s.vmx.msr.vmx_basic_info));
833 LogRel(("HM: VMCS id = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_ID(pVM->hm.s.vmx.msr.vmx_basic_info)));
834 LogRel(("HM: VMCS size = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_SIZE(pVM->hm.s.vmx.msr.vmx_basic_info)));
835 LogRel(("HM: VMCS physical address limit = %s\n", MSR_IA32_VMX_BASIC_INFO_VMCS_PHYS_WIDTH(pVM->hm.s.vmx.msr.vmx_basic_info) ? "< 4 GB" : "None"));
836 LogRel(("HM: VMCS memory type = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_MEM_TYPE(pVM->hm.s.vmx.msr.vmx_basic_info)));
837 LogRel(("HM: Dual monitor treatment = %d\n", MSR_IA32_VMX_BASIC_INFO_VMCS_DUAL_MON(pVM->hm.s.vmx.msr.vmx_basic_info)));
838
839 LogRel(("HM: MSR_IA32_VMX_PINBASED_CTLS = %RX64\n", pVM->hm.s.vmx.msr.vmx_pin_ctls.u));
840 val = pVM->hm.s.vmx.msr.vmx_pin_ctls.n.allowed1;
841 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT)
842 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT\n"));
843 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT)
844 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT\n"));
845 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_VIRTUAL_NMI)
846 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_VIRTUAL_NMI\n"));
847 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_PREEMPT_TIMER)
848 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_PREEMPT_TIMER\n"));
849 val = pVM->hm.s.vmx.msr.vmx_pin_ctls.n.disallowed0;
850 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT)
851 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT *must* be set\n"));
852 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT)
853 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT *must* be set\n"));
854 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_VIRTUAL_NMI)
855 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_VIRTUAL_NMI *must* be set\n"));
856 if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_PREEMPT_TIMER)
857 LogRel(("HM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_PREEMPT_TIMER *must* be set\n"));
858
859 LogRel(("HM: MSR_IA32_VMX_PROCBASED_CTLS = %RX64\n", pVM->hm.s.vmx.msr.vmx_proc_ctls.u));
860 val = pVM->hm.s.vmx.msr.vmx_proc_ctls.n.allowed1;
861 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INT_WINDOW_EXIT)
862 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INT_WINDOW_EXIT\n"));
863 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET)
864 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET\n"));
865 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT)
866 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT\n"));
867 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT)
868 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT\n"));
869 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT)
870 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT\n"));
871 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT)
872 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT\n"));
873 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT)
874 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT\n"));
875 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT)
876 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT\n"));
877 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT)
878 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT\n"));
879 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT)
880 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT\n"));
881 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT)
882 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT\n"));
883 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
884 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW\n"));
885 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_NMI_WINDOW_EXIT)
886 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_NMI_WINDOW_EXIT\n"));
887 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT)
888 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT\n"));
889 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT)
890 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT\n"));
891 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS)
892 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS\n"));
893 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG)
894 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG\n"));
895 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
896 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS\n"));
897 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT)
898 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT\n"));
899 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT)
900 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT\n"));
901 if (val & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
902 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL\n"));
903
904 val = pVM->hm.s.vmx.msr.vmx_proc_ctls.n.disallowed0;
905 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INT_WINDOW_EXIT)
906 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INT_WINDOW_EXIT *must* be set\n"));
907 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET)
908 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET *must* be set\n"));
909 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT)
910 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT *must* be set\n"));
911 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT)
912 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT *must* be set\n"));
913 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT)
914 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT *must* be set\n"));
915 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT)
916 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT *must* be set\n"));
917 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT)
918 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT *must* be set\n"));
919 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT)
920 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT *must* be set\n"));
921 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT)
922 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT *must* be set\n"));
923 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT)
924 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT *must* be set\n"));
925 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT)
926 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT *must* be set\n"));
927 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
928 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW *must* be set\n"));
929 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_NMI_WINDOW_EXIT)
930 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_NMI_WINDOW_EXIT *must* be set\n"));
931 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT)
932 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT *must* be set\n"));
933 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT)
934 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT *must* be set\n"));
935 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS)
936 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS *must* be set\n"));
937 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG)
938 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG *must* be set\n"));
939 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
940 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS *must* be set\n"));
941 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT)
942 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT *must* be set\n"));
943 if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT)
944 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT *must* be set\n"));
945 if (val & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
946 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL *must* be set\n"));
947
948 if (pVM->hm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
949 {
950 LogRel(("HM: MSR_IA32_VMX_PROCBASED_CTLS2 = %RX64\n", pVM->hm.s.vmx.msr.vmx_proc_ctls2.u));
951 val = pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.allowed1;
952 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC)
953 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC\n"));
954 if (val & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
955 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_EPT\n"));
956 if (val & VMX_VMCS_CTRL_PROC_EXEC2_DESCRIPTOR_TABLE_EXIT)
957 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_DESCRIPTOR_TABLE_EXIT\n"));
958 if (val & VMX_VMCS_CTRL_PROC_EXEC2_RDTSCP)
959 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_RDTSCP\n"));
960 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_X2APIC)
961 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_X2APIC\n"));
962 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
963 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VPID\n"));
964 if (val & VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT)
965 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT\n"));
966 if (val & VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST)
967 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST\n"));
968 if (val & VMX_VMCS_CTRL_PROC_EXEC2_PAUSE_LOOP_EXIT)
969 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_PAUSE_LOOP_EXIT\n"));
970
971 val = pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.disallowed0;
972 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC)
973 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC *must* be set\n"));
974 if (val & VMX_VMCS_CTRL_PROC_EXEC2_DESCRIPTOR_TABLE_EXIT)
975 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_DESCRIPTOR_TABLE_EXIT *must* be set\n"));
976 if (val & VMX_VMCS_CTRL_PROC_EXEC2_RDTSCP)
977 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_RDTSCP *must* be set\n"));
978 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_X2APIC)
979 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_X2APIC *must* be set\n"));
980 if (val & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
981 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_EPT *must* be set\n"));
982 if (val & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
983 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_VPID *must* be set\n"));
984 if (val & VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT)
985 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT *must* be set\n"));
986 if (val & VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST)
987 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST *must* be set\n"));
988 if (val & VMX_VMCS_CTRL_PROC_EXEC2_PAUSE_LOOP_EXIT)
989 LogRel(("HM: VMX_VMCS_CTRL_PROC_EXEC2_PAUSE_LOOP_EXIT *must* be set\n"));
990 }
991
992 LogRel(("HM: MSR_IA32_VMX_ENTRY_CTLS = %RX64\n", pVM->hm.s.vmx.msr.vmx_entry.u));
993 val = pVM->hm.s.vmx.msr.vmx_entry.n.allowed1;
994 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG)
995 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG\n"));
996 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_IA32E_MODE_GUEST)
997 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_IA32E_MODE_GUEST\n"));
998 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM)
999 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM\n"));
1000 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON)
1001 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON\n"));
1002 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR)
1003 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR\n"));
1004 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR)
1005 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR\n"));
1006 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR)
1007 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR\n"));
1008 val = pVM->hm.s.vmx.msr.vmx_entry.n.disallowed0;
1009 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG)
1010 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG *must* be set\n"));
1011 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_IA32E_MODE_GUEST)
1012 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_IA32E_MODE_GUEST *must* be set\n"));
1013 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM)
1014 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM *must* be set\n"));
1015 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON)
1016 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON *must* be set\n"));
1017 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR)
1018 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR *must* be set\n"));
1019 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR)
1020 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR *must* be set\n"));
1021 if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR)
1022 LogRel(("HM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR *must* be set\n"));
1023
1024 LogRel(("HM: MSR_IA32_VMX_EXIT_CTLS = %RX64\n", pVM->hm.s.vmx.msr.vmx_exit.u));
1025 val = pVM->hm.s.vmx.msr.vmx_exit.n.allowed1;
1026 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG)
1027 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG\n"));
1028 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_ADDR_SPACE_SIZE)
1029 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_ADDR_SPACE_SIZE\n"));
1030 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXT_INT)
1031 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXT_INT\n"));
1032 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR)
1033 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR\n"));
1034 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR)
1035 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR\n"));
1036 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR)
1037 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR\n"));
1038 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR)
1039 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR\n"));
1040 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER)
1041 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER\n"));
1042 val = pVM->hm.s.vmx.msr.vmx_exit.n.disallowed0;
1043 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG)
1044 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG *must* be set\n"));
1045 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_ADDR_SPACE_SIZE)
1046 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_ADDR_SPACE_SIZE *must* be set\n"));
1047 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXT_INT)
1048 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXT_INT *must* be set\n"));
1049 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR)
1050 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR *must* be set\n"));
1051 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR)
1052 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR *must* be set\n"));
1053 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR)
1054 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR *must* be set\n"));
1055 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR)
1056 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR *must* be set\n"));
1057 if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER)
1058 LogRel(("HM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER *must* be set\n"));
1059
1060 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps)
1061 {
1062 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP = %RX64\n", pVM->hm.s.vmx.msr.vmx_ept_vpid_caps));
1063
1064 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_RWX_X_ONLY)
1065 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_RWX_X_ONLY\n"));
1066 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_RWX_W_ONLY)
1067 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_RWX_W_ONLY\n"));
1068 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_RWX_WX_ONLY)
1069 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_RWX_WX_ONLY\n"));
1070 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_GAW_21_BITS)
1071 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_GAW_21_BITS\n"));
1072 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_GAW_30_BITS)
1073 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_GAW_30_BITS\n"));
1074 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_GAW_39_BITS)
1075 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_GAW_39_BITS\n"));
1076 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_GAW_48_BITS)
1077 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_GAW_48_BITS\n"));
1078 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_GAW_57_BITS)
1079 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_GAW_57_BITS\n"));
1080 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_EMT_UC)
1081 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_EMT_UC\n"));
1082 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_EMT_WC)
1083 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_EMT_WC\n"));
1084 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_EMT_WT)
1085 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_EMT_WT\n"));
1086 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_EMT_WP)
1087 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_EMT_WP\n"));
1088 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_EMT_WB)
1089 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_EMT_WB\n"));
1090 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_SP_21_BITS)
1091 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_SP_21_BITS\n"));
1092 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_SP_30_BITS)
1093 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_SP_30_BITS\n"));
1094 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_SP_39_BITS)
1095 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_SP_39_BITS\n"));
1096 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_SP_48_BITS)
1097 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_SP_48_BITS\n"));
1098 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVEPT)
1099 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVEPT\n"));
1100 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_SINGLE_CONTEXT)
1101 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_SINGLE_CONTEXT\n"));
1102 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_ALL_CONTEXTS)
1103 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_ALL_CONTEXTS\n"));
1104 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVVPID)
1105 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVVPID\n"));
1106 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_INDIV_ADDR)
1107 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_INDIV_ADDR\n"));
1108 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT)
1109 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT\n"));
1110 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_ALL_CONTEXTS)
1111 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_ALL_CONTEXTS\n"));
1112 if (pVM->hm.s.vmx.msr.vmx_ept_vpid_caps & MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT_RETAIN_GLOBALS)
1113 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT_RETAIN_GLOBALS\n"));
1114 }
1115
1116 LogRel(("HM: MSR_IA32_VMX_MISC = %RX64\n", pVM->hm.s.vmx.msr.vmx_misc));
1117 if (MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(pVM->hm.s.vmx.msr.vmx_misc) == pVM->hm.s.vmx.cPreemptTimerShift)
1118 LogRel(("HM: MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT %x\n", MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(pVM->hm.s.vmx.msr.vmx_misc)));
1119 else
1120 {
1121 LogRel(("HM: MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT %x - erratum detected, using %x instead\n",
1122 MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(pVM->hm.s.vmx.msr.vmx_misc), pVM->hm.s.vmx.cPreemptTimerShift));
1123 }
1124 LogRel(("HM: MSR_IA32_VMX_MISC_ACTIVITY_STATES %x\n", MSR_IA32_VMX_MISC_ACTIVITY_STATES(pVM->hm.s.vmx.msr.vmx_misc)));
1125 LogRel(("HM: MSR_IA32_VMX_MISC_CR3_TARGET %x\n", MSR_IA32_VMX_MISC_CR3_TARGET(pVM->hm.s.vmx.msr.vmx_misc)));
1126 LogRel(("HM: MSR_IA32_VMX_MISC_MAX_MSR %x\n", MSR_IA32_VMX_MISC_MAX_MSR(pVM->hm.s.vmx.msr.vmx_misc)));
1127 LogRel(("HM: MSR_IA32_VMX_MISC_MSEG_ID %x\n", MSR_IA32_VMX_MISC_MSEG_ID(pVM->hm.s.vmx.msr.vmx_misc)));
1128
1129 LogRel(("HM: MSR_IA32_VMX_CR0_FIXED0 = %RX64\n", pVM->hm.s.vmx.msr.vmx_cr0_fixed0));
1130 LogRel(("HM: MSR_IA32_VMX_CR0_FIXED1 = %RX64\n", pVM->hm.s.vmx.msr.vmx_cr0_fixed1));
1131 LogRel(("HM: MSR_IA32_VMX_CR4_FIXED0 = %RX64\n", pVM->hm.s.vmx.msr.vmx_cr4_fixed0));
1132 LogRel(("HM: MSR_IA32_VMX_CR4_FIXED1 = %RX64\n", pVM->hm.s.vmx.msr.vmx_cr4_fixed1));
1133 LogRel(("HM: MSR_IA32_VMX_VMCS_ENUM = %RX64\n", pVM->hm.s.vmx.msr.vmx_vmcs_enum));
1134
1135 LogRel(("HM: APIC-access page physaddr = %RHp\n", pVM->hm.s.vmx.HCPhysApicAccess));
1136
1137 /* Paranoia */
1138 AssertRelease(MSR_IA32_VMX_MISC_MAX_MSR(pVM->hm.s.vmx.msr.vmx_misc) >= 512);
1139
1140 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1141 {
1142 LogRel(("HM: VCPU%d: MSR bitmap physaddr = %RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysMsrBitmap));
1143 LogRel(("HM: VCPU%d: VMCS physaddr = %RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysVmcs));
1144 }
1145
1146 if (pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
1147 pVM->hm.s.fNestedPaging = pVM->hm.s.fAllowNestedPaging;
1148
1149 if (pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
1150 pVM->hm.s.vmx.fVpid = pVM->hm.s.vmx.fAllowVpid;
1151
1152 /*
1153 * Disallow RDTSCP in the guest if there is no secondary process-based VM execution controls as otherwise
1154 * RDTSCP would cause a #UD. There might be no CPUs out there where this happens, as RDTSCP was introduced
1155 * in Nehalems and secondary VM exec. controls should be supported in all of them, but nonetheless it's Intel...
1156 */
1157 if (!(pVM->hm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
1158 && CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP))
1159 {
1160 CPUMClearGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP);
1161 }
1162
1163 /* Unrestricted guest execution relies on EPT. */
1164 if ( pVM->hm.s.fNestedPaging
1165 && (pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST))
1166 {
1167 pVM->hm.s.vmx.fUnrestrictedGuest = true;
1168 }
1169
1170 /* Only try once. */
1171 pVM->hm.s.fInitialized = true;
1172
1173 if (!pVM->hm.s.vmx.fUnrestrictedGuest)
1174 {
1175 /* Allocate three pages for the TSS we need for real mode emulation. (2 pages for the IO bitmap) */
1176 rc = PDMR3VmmDevHeapAlloc(pVM, HM_VTX_TOTAL_DEVHEAP_MEM, (RTR3PTR *)&pVM->hm.s.vmx.pRealModeTSS);
1177 if (RT_SUCCESS(rc))
1178 {
1179 /* The I/O bitmap starts right after the virtual interrupt redirection bitmap. */
1180 /* Refer Intel spec. 20.3.3 "Software Interrupt Handling in Virtual-8086 mode" esp. Figure 20-5.*/
1181 ASMMemZero32(pVM->hm.s.vmx.pRealModeTSS, sizeof(*pVM->hm.s.vmx.pRealModeTSS));
1182 pVM->hm.s.vmx.pRealModeTSS->offIoBitmap = sizeof(*pVM->hm.s.vmx.pRealModeTSS);
1183 /* Bit set to 0 means software interrupts are redirected to the 8086 program interrupt handler rather than
1184 switching to protected-mode handler. */
1185 memset(pVM->hm.s.vmx.pRealModeTSS->IntRedirBitmap, 0, sizeof(pVM->hm.s.vmx.pRealModeTSS->IntRedirBitmap));
1186 /* Allow all port IO, so that port IO instructions do not cause exceptions and would instead
1187 cause a VM-exit (based on VT-x's IO bitmap which we currently configure to always cause an exit). */
1188 memset(pVM->hm.s.vmx.pRealModeTSS + 1, 0, PAGE_SIZE * 2);
1189 *((unsigned char *)pVM->hm.s.vmx.pRealModeTSS + HM_VTX_TSS_SIZE - 2) = 0xff;
1190
1191 /*
1192 * Construct a 1024 element page directory with 4 MB pages for the identity mapped page table used in
1193 * real and protected mode without paging with EPT.
1194 */
1195 pVM->hm.s.vmx.pNonPagingModeEPTPageTable = (PX86PD)((char *)pVM->hm.s.vmx.pRealModeTSS + PAGE_SIZE * 3);
1196 for (unsigned i = 0; i < X86_PG_ENTRIES; i++)
1197 {
1198 pVM->hm.s.vmx.pNonPagingModeEPTPageTable->a[i].u = _4M * i;
1199 pVM->hm.s.vmx.pNonPagingModeEPTPageTable->a[i].u |= X86_PDE4M_P | X86_PDE4M_RW | X86_PDE4M_US
1200 | X86_PDE4M_A | X86_PDE4M_D | X86_PDE4M_PS
1201 | X86_PDE4M_G;
1202 }
1203
1204 /* We convert it here every time as pci regions could be reconfigured. */
1205 rc = PDMVmmDevHeapR3ToGCPhys(pVM, pVM->hm.s.vmx.pRealModeTSS, &GCPhys);
1206 AssertRC(rc);
1207 LogRel(("HM: Real Mode TSS guest physaddr = %RGp\n", GCPhys));
1208
1209 rc = PDMVmmDevHeapR3ToGCPhys(pVM, pVM->hm.s.vmx.pNonPagingModeEPTPageTable, &GCPhys);
1210 AssertRC(rc);
1211 LogRel(("HM: Non-Paging Mode EPT CR3 = %RGp\n", GCPhys));
1212 }
1213 else
1214 {
1215 /** @todo This cannot possibly work, there are other places which assumes
1216 * this allocation cannot fail (see HMR3CanExecuteGuest()). Make this
1217 * a failure case. */
1218 LogRel(("HM: No real mode VT-x support (PDMR3VMMDevHeapAlloc returned %Rrc)\n", rc));
1219 pVM->hm.s.vmx.pRealModeTSS = NULL;
1220 pVM->hm.s.vmx.pNonPagingModeEPTPageTable = NULL;
1221 }
1222 }
1223
1224 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_SETUP_VM, 0, NULL);
1225 AssertRC(rc);
1226 if (rc == VINF_SUCCESS)
1227 {
1228 pVM->fHMEnabled = true;
1229 pVM->hm.s.vmx.fEnabled = true;
1230 hmR3DisableRawMode(pVM);
1231
1232 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
1233#ifdef VBOX_ENABLE_64_BITS_GUESTS
1234 if (pVM->hm.s.fAllow64BitGuests)
1235 {
1236 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1237 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
1238 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL); /* 64 bits only on Intel CPUs */
1239 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
1240 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1241# if RT_ARCH_X86
1242 if ( !CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE)
1243 || !(pVM->hm.s.vmx.hostEFER & MSR_K6_EFER_NXE))
1244 LogRel(("NX is only supported for 64-bit guests!\n"));
1245# endif
1246 }
1247 else
1248 /* Turn on NXE if PAE has been enabled *and* the host has turned on NXE (we reuse the host EFER in the switcher) */
1249 /* Todo: this needs to be fixed properly!! */
1250 if ( CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE)
1251 && (pVM->hm.s.vmx.hostEFER & MSR_K6_EFER_NXE))
1252 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1253 else
1254 LogRel(("HM: NX not supported by the host\n"));
1255
1256 LogRel((pVM->hm.s.fAllow64BitGuests
1257 ? "HM: 32-bit and 64-bit guests supported.\n"
1258 : "HM: 32-bit guests supported.\n"));
1259#else
1260 LogRel(("HM: 32-bit guests supported.\n"));
1261#endif
1262 LogRel(("HM: VMX enabled!\n"));
1263 if (pVM->hm.s.fNestedPaging)
1264 {
1265 LogRel(("HM: Enabled nested paging\n"));
1266 LogRel(("HM: EPT root page = %RHp\n", PGMGetHyperCR3(VMMGetCpu(pVM))));
1267 if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_SINGLE_CONTEXT)
1268 LogRel(("HM: enmFlushEpt = VMX_FLUSH_EPT_SINGLE_CONTEXT\n"));
1269 else if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_ALL_CONTEXTS)
1270 LogRel(("HM: enmFlushEpt = VMX_FLUSH_EPT_ALL_CONTEXTS\n"));
1271 else if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_NOT_SUPPORTED)
1272 LogRel(("HM: enmFlushEpt = VMX_FLUSH_EPT_NOT_SUPPORTED\n"));
1273 else
1274 LogRel(("HM: enmFlushEpt = %d\n", pVM->hm.s.vmx.enmFlushEpt));
1275
1276 if (pVM->hm.s.vmx.fUnrestrictedGuest)
1277 LogRel(("HM: Unrestricted guest execution enabled!\n"));
1278
1279#if HC_ARCH_BITS == 64
1280 if (pVM->hm.s.fLargePages)
1281 {
1282 /* Use large (2 MB) pages for our EPT PDEs where possible. */
1283 PGMSetLargePageUsage(pVM, true);
1284 LogRel(("HM: Large page support enabled!\n"));
1285 }
1286#endif
1287 }
1288 else
1289 Assert(!pVM->hm.s.vmx.fUnrestrictedGuest);
1290
1291 if (pVM->hm.s.vmx.fVpid)
1292 {
1293 LogRel(("HM: Enabled VPID\n"));
1294 if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_INDIV_ADDR)
1295 LogRel(("HM: enmFlushVpid = VMX_FLUSH_VPID_INDIV_ADDR\n"));
1296 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_SINGLE_CONTEXT)
1297 LogRel(("HM: enmFlushVpid = VMX_FLUSH_VPID_SINGLE_CONTEXT\n"));
1298 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_ALL_CONTEXTS)
1299 LogRel(("HM: enmFlushVpid = VMX_FLUSH_VPID_ALL_CONTEXTS\n"));
1300 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_SINGLE_CONTEXT_RETAIN_GLOBALS)
1301 LogRel(("HM: enmFlushVpid = VMX_FLUSH_VPID_SINGLE_CONTEXT_RETAIN_GLOBALS\n"));
1302 else
1303 LogRel(("HM: enmFlushVpid = %d\n", pVM->hm.s.vmx.enmFlushVpid));
1304 }
1305 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_NOT_SUPPORTED)
1306 LogRel(("HM: Ignoring VPID capabilities of CPU.\n"));
1307
1308 /* TPR patching status logging. */
1309 if (pVM->hm.s.fTRPPatchingAllowed)
1310 {
1311 if ( (pVM->hm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
1312 && (pVM->hm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC))
1313 {
1314 pVM->hm.s.fTRPPatchingAllowed = false; /* not necessary as we have a hardware solution. */
1315 LogRel(("HM: TPR Patching not required (VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC).\n"));
1316 }
1317 else
1318 {
1319 uint32_t u32Eax, u32Dummy;
1320
1321 /* TPR patching needs access to the MSR_K8_LSTAR msr. */
1322 ASMCpuId(0x80000000, &u32Eax, &u32Dummy, &u32Dummy, &u32Dummy);
1323 if ( u32Eax < 0x80000001
1324 || !(ASMCpuId_EDX(0x80000001) & X86_CPUID_EXT_FEATURE_EDX_LONG_MODE))
1325 {
1326 pVM->hm.s.fTRPPatchingAllowed = false;
1327 LogRel(("HM: TPR patching disabled (long mode not supported).\n"));
1328 }
1329 }
1330 }
1331 LogRel(("HM: TPR Patching %s.\n", (pVM->hm.s.fTRPPatchingAllowed) ? "enabled" : "disabled"));
1332
1333 /*
1334 * Check for preemption timer config override and log the state of it.
1335 */
1336 if (pVM->hm.s.vmx.fUsePreemptTimer)
1337 {
1338 PCFGMNODE pCfgHm = CFGMR3GetChild(CFGMR3GetRoot(pVM), "HM");
1339 int rc2 = CFGMR3QueryBoolDef(pCfgHm, "UsePreemptTimer", &pVM->hm.s.vmx.fUsePreemptTimer, true);
1340 AssertLogRelRC(rc2);
1341 }
1342 if (pVM->hm.s.vmx.fUsePreemptTimer)
1343 LogRel(("HM: Using the VMX-preemption timer (cPreemptTimerShift=%u)\n", pVM->hm.s.vmx.cPreemptTimerShift));
1344 }
1345 else
1346 {
1347 LogRel(("HM: VMX setup failed with rc=%Rrc!\n", rc));
1348 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1349 LogRel(("HM: CPU[%ld] Last instruction error %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32InstrError));
1350 pVM->fHMEnabled = false;
1351 }
1352 }
1353 }
1354 else
1355 if (pVM->hm.s.svm.fSupported)
1356 {
1357 Log(("pVM->hm.s.svm.fSupported = %d\n", pVM->hm.s.svm.fSupported));
1358
1359 if (pVM->hm.s.fInitialized == false)
1360 {
1361 /* Erratum 170 which requires a forced TLB flush for each world switch:
1362 * See http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf
1363 *
1364 * All BH-G1/2 and DH-G1/2 models include a fix:
1365 * Athlon X2: 0x6b 1/2
1366 * 0x68 1/2
1367 * Athlon 64: 0x7f 1
1368 * 0x6f 2
1369 * Sempron: 0x7f 1/2
1370 * 0x6f 2
1371 * 0x6c 2
1372 * 0x7c 2
1373 * Turion 64: 0x68 2
1374 *
1375 */
1376 uint32_t u32Dummy;
1377 uint32_t u32Version, u32Family, u32Model, u32Stepping, u32BaseFamily;
1378 ASMCpuId(1, &u32Version, &u32Dummy, &u32Dummy, &u32Dummy);
1379 u32BaseFamily= (u32Version >> 8) & 0xf;
1380 u32Family = u32BaseFamily + (u32BaseFamily == 0xf ? ((u32Version >> 20) & 0x7f) : 0);
1381 u32Model = ((u32Version >> 4) & 0xf);
1382 u32Model = u32Model | ((u32BaseFamily == 0xf ? (u32Version >> 16) & 0x0f : 0) << 4);
1383 u32Stepping = u32Version & 0xf;
1384 if ( u32Family == 0xf
1385 && !((u32Model == 0x68 || u32Model == 0x6b || u32Model == 0x7f) && u32Stepping >= 1)
1386 && !((u32Model == 0x6f || u32Model == 0x6c || u32Model == 0x7c) && u32Stepping >= 2))
1387 {
1388 LogRel(("HM: AMD cpu with erratum 170 family %x model %x stepping %x\n", u32Family, u32Model, u32Stepping));
1389 }
1390
1391 LogRel(("HM: cpuid 0x80000001.u32AMDFeatureECX = %RX32\n", pVM->hm.s.cpuid.u32AMDFeatureECX));
1392 LogRel(("HM: cpuid 0x80000001.u32AMDFeatureEDX = %RX32\n", pVM->hm.s.cpuid.u32AMDFeatureEDX));
1393 LogRel(("HM: AMD HWCR MSR = %RX64\n", pVM->hm.s.svm.msrHwcr));
1394 LogRel(("HM: AMD-V revision = %X\n", pVM->hm.s.svm.u32Rev));
1395 LogRel(("HM: AMD-V max ASID = %d\n", pVM->hm.s.uMaxAsid));
1396 LogRel(("HM: AMD-V features = %X\n", pVM->hm.s.svm.u32Features));
1397 static const struct { uint32_t fFlag; const char *pszName; } s_aSvmFeatures[] =
1398 {
1399#define FLAG_NAME(a_Define) { a_Define, #a_Define }
1400 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING),
1401 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_LBR_VIRT),
1402 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_SVM_LOCK),
1403 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE),
1404 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_TSC_RATE_MSR),
1405 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_VMCB_CLEAN),
1406 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID),
1407 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_DECODE_ASSIST),
1408 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_SSE_3_5_DISABLE),
1409 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER),
1410 FLAG_NAME(AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER),
1411#undef FLAG_NAME
1412 };
1413 uint32_t fSvmFeatures = pVM->hm.s.svm.u32Features;
1414 for (unsigned i = 0; i < RT_ELEMENTS(s_aSvmFeatures); i++)
1415 if (fSvmFeatures & s_aSvmFeatures[i].fFlag)
1416 {
1417 LogRel(("HM: %s\n", s_aSvmFeatures[i].pszName));
1418 fSvmFeatures &= ~s_aSvmFeatures[i].fFlag;
1419 }
1420 if (fSvmFeatures)
1421 for (unsigned iBit = 0; iBit < 32; iBit++)
1422 if (RT_BIT_32(iBit) & fSvmFeatures)
1423 LogRel(("HM: Reserved bit %u\n", iBit));
1424
1425 /* Only try once. */
1426 pVM->hm.s.fInitialized = true;
1427
1428 if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING)
1429 pVM->hm.s.fNestedPaging = pVM->hm.s.fAllowNestedPaging;
1430
1431 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_SETUP_VM, 0, NULL);
1432 AssertRC(rc);
1433 if (rc == VINF_SUCCESS)
1434 {
1435 pVM->fHMEnabled = true;
1436 pVM->hm.s.svm.fEnabled = true;
1437
1438 if (pVM->hm.s.fNestedPaging)
1439 {
1440 LogRel(("HM: Enabled nested paging\n"));
1441#if HC_ARCH_BITS == 64
1442 if (pVM->hm.s.fLargePages)
1443 {
1444 /* Use large (2 MB) pages for our nested paging PDEs where possible. */
1445 PGMSetLargePageUsage(pVM, true);
1446 LogRel(("HM: Large page support enabled!\n"));
1447 }
1448#endif
1449 }
1450
1451 hmR3DisableRawMode(pVM);
1452 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
1453 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL);
1454#ifdef VBOX_ENABLE_64_BITS_GUESTS
1455 if (pVM->hm.s.fAllow64BitGuests)
1456 {
1457 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1458 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
1459 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1460 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
1461 }
1462 else
1463 /* Turn on NXE if PAE has been enabled. */
1464 if (CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE))
1465 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1466#endif
1467
1468 LogRel((pVM->hm.s.fAllow64BitGuests
1469 ? "HM: 32-bit and 64-bit guest supported.\n"
1470 : "HM: 32-bit guest supported.\n"));
1471
1472 LogRel(("HM: TPR Patching %s.\n", (pVM->hm.s.fTRPPatchingAllowed) ? "enabled" : "disabled"));
1473 }
1474 else
1475 {
1476 pVM->fHMEnabled = false;
1477 }
1478 }
1479 }
1480 if (pVM->fHMEnabled)
1481 LogRel(("HM: VT-x/AMD-V init method: %s\n", (pVM->hm.s.fGlobalInit) ? "GLOBAL" : "LOCAL"));
1482 RTLogRelSetBuffering(fOldBuffered);
1483 return VINF_SUCCESS;
1484}
1485
1486
1487/**
1488 * Applies relocations to data and code managed by this
1489 * component. This function will be called at init and
1490 * whenever the VMM need to relocate it self inside the GC.
1491 *
1492 * @param pVM The VM.
1493 */
1494VMMR3_INT_DECL(void) HMR3Relocate(PVM pVM)
1495{
1496 Log(("HMR3Relocate to %RGv\n", MMHyperGetArea(pVM, 0)));
1497
1498 /* Fetch the current paging mode during the relocate callback during state loading. */
1499 if (VMR3GetState(pVM) == VMSTATE_LOADING)
1500 {
1501 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1502 {
1503 PVMCPU pVCpu = &pVM->aCpus[i];
1504
1505 pVCpu->hm.s.enmShadowMode = PGMGetShadowMode(pVCpu);
1506 Assert(pVCpu->hm.s.vmx.enmCurrGuestMode == PGMGetGuestMode(pVCpu));
1507 pVCpu->hm.s.vmx.enmCurrGuestMode = PGMGetGuestMode(pVCpu);
1508 }
1509 }
1510#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1511 if (pVM->fHMEnabled)
1512 {
1513 int rc;
1514 switch (PGMGetHostMode(pVM))
1515 {
1516 case PGMMODE_32_BIT:
1517 pVM->hm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_32_TO_AMD64);
1518 break;
1519
1520 case PGMMODE_PAE:
1521 case PGMMODE_PAE_NX:
1522 pVM->hm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_PAE_TO_AMD64);
1523 break;
1524
1525 default:
1526 AssertFailed();
1527 break;
1528 }
1529 rc = PDMR3LdrGetSymbolRC(pVM, NULL, "VMXGCStartVM64", &pVM->hm.s.pfnVMXGCStartVM64);
1530 AssertReleaseMsgRC(rc, ("VMXGCStartVM64 -> rc=%Rrc\n", rc));
1531
1532 rc = PDMR3LdrGetSymbolRC(pVM, NULL, "SVMGCVMRun64", &pVM->hm.s.pfnSVMGCVMRun64);
1533 AssertReleaseMsgRC(rc, ("SVMGCVMRun64 -> rc=%Rrc\n", rc));
1534
1535 rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HMSaveGuestFPU64", &pVM->hm.s.pfnSaveGuestFPU64);
1536 AssertReleaseMsgRC(rc, ("HMSetupFPU64 -> rc=%Rrc\n", rc));
1537
1538 rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HMSaveGuestDebug64", &pVM->hm.s.pfnSaveGuestDebug64);
1539 AssertReleaseMsgRC(rc, ("HMSetupDebug64 -> rc=%Rrc\n", rc));
1540
1541# ifdef DEBUG
1542 rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HMTestSwitcher64", &pVM->hm.s.pfnTest64);
1543 AssertReleaseMsgRC(rc, ("HMTestSwitcher64 -> rc=%Rrc\n", rc));
1544# endif
1545 }
1546#endif
1547 return;
1548}
1549
1550
1551/**
1552 * Checks if hardware accelerated raw mode is allowed.
1553 *
1554 * @returns true if hardware acceleration is allowed, otherwise false.
1555 * @param pVM Pointer to the VM.
1556 */
1557VMMR3_INT_DECL(bool) HMR3IsAllowed(PVM pVM)
1558{
1559 return pVM->hm.s.fAllowed;
1560}
1561
1562
1563/**
1564 * Notification callback which is called whenever there is a chance that a CR3
1565 * value might have changed.
1566 *
1567 * This is called by PGM.
1568 *
1569 * @param pVM Pointer to the VM.
1570 * @param pVCpu Pointer to the VMCPU.
1571 * @param enmShadowMode New shadow paging mode.
1572 * @param enmGuestMode New guest paging mode.
1573 */
1574VMMR3_INT_DECL(void) HMR3PagingModeChanged(PVM pVM, PVMCPU pVCpu, PGMMODE enmShadowMode, PGMMODE enmGuestMode)
1575{
1576 /* Ignore page mode changes during state loading. */
1577 if (VMR3GetState(pVCpu->pVMR3) == VMSTATE_LOADING)
1578 return;
1579
1580 pVCpu->hm.s.enmShadowMode = enmShadowMode;
1581
1582 if ( pVM->hm.s.vmx.fEnabled
1583 && pVM->fHMEnabled)
1584 {
1585 if ( pVCpu->hm.s.vmx.enmLastSeenGuestMode == PGMMODE_REAL
1586 && enmGuestMode >= PGMMODE_PROTECTED)
1587 {
1588 PCPUMCTX pCtx;
1589
1590 pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1591
1592 /* After a real mode switch to protected mode we must force
1593 CPL to 0. Our real mode emulation had to set it to 3. */
1594 pCtx->ss.Attr.n.u2Dpl = 0;
1595 }
1596 }
1597
1598 if (pVCpu->hm.s.vmx.enmCurrGuestMode != enmGuestMode)
1599 {
1600 /* Keep track of paging mode changes. */
1601 pVCpu->hm.s.vmx.enmPrevGuestMode = pVCpu->hm.s.vmx.enmCurrGuestMode;
1602 pVCpu->hm.s.vmx.enmCurrGuestMode = enmGuestMode;
1603
1604 /* Did we miss a change, because all code was executed in the recompiler? */
1605 if (pVCpu->hm.s.vmx.enmLastSeenGuestMode == enmGuestMode)
1606 {
1607 Log(("HMR3PagingModeChanged missed %s->%s transition (prev %s)\n", PGMGetModeName(pVCpu->hm.s.vmx.enmPrevGuestMode),
1608 PGMGetModeName(pVCpu->hm.s.vmx.enmCurrGuestMode), PGMGetModeName(pVCpu->hm.s.vmx.enmLastSeenGuestMode)));
1609 pVCpu->hm.s.vmx.enmLastSeenGuestMode = pVCpu->hm.s.vmx.enmPrevGuestMode;
1610 }
1611 }
1612
1613 /* Reset the contents of the read cache. */
1614 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
1615 for (unsigned j = 0; j < pCache->Read.cValidEntries; j++)
1616 pCache->Read.aFieldVal[j] = 0;
1617}
1618
1619
1620/**
1621 * Terminates the HM.
1622 *
1623 * Termination means cleaning up and freeing all resources,
1624 * the VM itself is, at this point, powered off or suspended.
1625 *
1626 * @returns VBox status code.
1627 * @param pVM Pointer to the VM.
1628 */
1629VMMR3_INT_DECL(int) HMR3Term(PVM pVM)
1630{
1631 if (pVM->hm.s.vmx.pRealModeTSS)
1632 {
1633 PDMR3VmmDevHeapFree(pVM, pVM->hm.s.vmx.pRealModeTSS);
1634 pVM->hm.s.vmx.pRealModeTSS = 0;
1635 }
1636 hmR3TermCPU(pVM);
1637 return 0;
1638}
1639
1640
1641/**
1642 * Terminates the per-VCPU HM.
1643 *
1644 * @returns VBox status code.
1645 * @param pVM Pointer to the VM.
1646 */
1647static int hmR3TermCPU(PVM pVM)
1648{
1649 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1650 {
1651 PVMCPU pVCpu = &pVM->aCpus[i]; NOREF(pVCpu);
1652
1653#ifdef VBOX_WITH_STATISTICS
1654 if (pVCpu->hm.s.paStatExitReason)
1655 {
1656 MMHyperFree(pVM, pVCpu->hm.s.paStatExitReason);
1657 pVCpu->hm.s.paStatExitReason = NULL;
1658 pVCpu->hm.s.paStatExitReasonR0 = NIL_RTR0PTR;
1659 }
1660 if (pVCpu->hm.s.paStatInjectedIrqs)
1661 {
1662 MMHyperFree(pVM, pVCpu->hm.s.paStatInjectedIrqs);
1663 pVCpu->hm.s.paStatInjectedIrqs = NULL;
1664 pVCpu->hm.s.paStatInjectedIrqsR0 = NIL_RTR0PTR;
1665 }
1666#endif
1667
1668#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1669 memset(pVCpu->hm.s.vmx.VMCSCache.aMagic, 0, sizeof(pVCpu->hm.s.vmx.VMCSCache.aMagic));
1670 pVCpu->hm.s.vmx.VMCSCache.uMagic = 0;
1671 pVCpu->hm.s.vmx.VMCSCache.uPos = 0xffffffff;
1672#endif
1673 }
1674 return 0;
1675}
1676
1677
1678/**
1679 * Resets a virtual CPU.
1680 *
1681 * Used by HMR3Reset and CPU hot plugging.
1682 *
1683 * @param pVCpu The CPU to reset.
1684 */
1685VMMR3_INT_DECL(void) HMR3ResetCpu(PVMCPU pVCpu)
1686{
1687 /* On first entry we'll sync everything. */
1688 pVCpu->hm.s.fContextUseFlags = HM_CHANGED_ALL;
1689
1690 pVCpu->hm.s.vmx.cr0_mask = 0;
1691 pVCpu->hm.s.vmx.cr4_mask = 0;
1692
1693 pVCpu->hm.s.fActive = false;
1694 pVCpu->hm.s.Event.fPending = false;
1695
1696 /* Reset state information for real-mode emulation in VT-x. */
1697 pVCpu->hm.s.vmx.enmLastSeenGuestMode = PGMMODE_REAL;
1698 pVCpu->hm.s.vmx.enmPrevGuestMode = PGMMODE_REAL;
1699 pVCpu->hm.s.vmx.enmCurrGuestMode = PGMMODE_REAL;
1700
1701 /* Reset the contents of the read cache. */
1702 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
1703 for (unsigned j = 0; j < pCache->Read.cValidEntries; j++)
1704 pCache->Read.aFieldVal[j] = 0;
1705
1706#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1707 /* Magic marker for searching in crash dumps. */
1708 strcpy((char *)pCache->aMagic, "VMCSCACHE Magic");
1709 pCache->uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
1710#endif
1711}
1712
1713
1714/**
1715 * The VM is being reset.
1716 *
1717 * For the HM component this means that any GDT/LDT/TSS monitors
1718 * needs to be removed.
1719 *
1720 * @param pVM Pointer to the VM.
1721 */
1722VMMR3_INT_DECL(void) HMR3Reset(PVM pVM)
1723{
1724 LogFlow(("HMR3Reset:\n"));
1725
1726 if (pVM->fHMEnabled)
1727 hmR3DisableRawMode(pVM);
1728
1729 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1730 {
1731 PVMCPU pVCpu = &pVM->aCpus[i];
1732
1733 HMR3ResetCpu(pVCpu);
1734 }
1735
1736 /* Clear all patch information. */
1737 pVM->hm.s.pGuestPatchMem = 0;
1738 pVM->hm.s.pFreeGuestPatchMem = 0;
1739 pVM->hm.s.cbGuestPatchMem = 0;
1740 pVM->hm.s.cPatches = 0;
1741 pVM->hm.s.PatchTree = 0;
1742 pVM->hm.s.fTPRPatchingActive = false;
1743 ASMMemZero32(pVM->hm.s.aPatches, sizeof(pVM->hm.s.aPatches));
1744}
1745
1746
1747/**
1748 * Callback to patch a TPR instruction (vmmcall or mov cr8).
1749 *
1750 * @returns VBox strict status code.
1751 * @param pVM Pointer to the VM.
1752 * @param pVCpu The VMCPU for the EMT we're being called on.
1753 * @param pvUser Unused.
1754 */
1755DECLCALLBACK(VBOXSTRICTRC) hmR3RemovePatches(PVM pVM, PVMCPU pVCpu, void *pvUser)
1756{
1757 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
1758
1759 /* Only execute the handler on the VCPU the original patch request was issued. */
1760 if (pVCpu->idCpu != idCpu)
1761 return VINF_SUCCESS;
1762
1763 Log(("hmR3RemovePatches\n"));
1764 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
1765 {
1766 uint8_t abInstr[15];
1767 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
1768 RTGCPTR pInstrGC = (RTGCPTR)pPatch->Core.Key;
1769 int rc;
1770
1771#ifdef LOG_ENABLED
1772 char szOutput[256];
1773
1774 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, CPUMGetGuestCS(pVCpu), pInstrGC, DBGF_DISAS_FLAGS_DEFAULT_MODE,
1775 szOutput, sizeof(szOutput), NULL);
1776 if (RT_SUCCESS(rc))
1777 Log(("Patched instr: %s\n", szOutput));
1778#endif
1779
1780 /* Check if the instruction is still the same. */
1781 rc = PGMPhysSimpleReadGCPtr(pVCpu, abInstr, pInstrGC, pPatch->cbNewOp);
1782 if (rc != VINF_SUCCESS)
1783 {
1784 Log(("Patched code removed? (rc=%Rrc0\n", rc));
1785 continue; /* swapped out or otherwise removed; skip it. */
1786 }
1787
1788 if (memcmp(abInstr, pPatch->aNewOpcode, pPatch->cbNewOp))
1789 {
1790 Log(("Patched instruction was changed! (rc=%Rrc0\n", rc));
1791 continue; /* skip it. */
1792 }
1793
1794 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pInstrGC, pPatch->aOpcode, pPatch->cbOp);
1795 AssertRC(rc);
1796
1797#ifdef LOG_ENABLED
1798 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, CPUMGetGuestCS(pVCpu), pInstrGC, DBGF_DISAS_FLAGS_DEFAULT_MODE,
1799 szOutput, sizeof(szOutput), NULL);
1800 if (RT_SUCCESS(rc))
1801 Log(("Original instr: %s\n", szOutput));
1802#endif
1803 }
1804 pVM->hm.s.cPatches = 0;
1805 pVM->hm.s.PatchTree = 0;
1806 pVM->hm.s.pFreeGuestPatchMem = pVM->hm.s.pGuestPatchMem;
1807 pVM->hm.s.fTPRPatchingActive = false;
1808 return VINF_SUCCESS;
1809}
1810
1811
1812/**
1813 * Worker for enabling patching in a VT-x/AMD-V guest.
1814 *
1815 * @returns VBox status code.
1816 * @param pVM Pointer to the VM.
1817 * @param idCpu VCPU to execute hmR3RemovePatches on.
1818 * @param pPatchMem Patch memory range.
1819 * @param cbPatchMem Size of the memory range.
1820 */
1821static int hmR3EnablePatching(PVM pVM, VMCPUID idCpu, RTRCPTR pPatchMem, unsigned cbPatchMem)
1822{
1823 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE, hmR3RemovePatches, (void *)(uintptr_t)idCpu);
1824 AssertRC(rc);
1825
1826 pVM->hm.s.pGuestPatchMem = pPatchMem;
1827 pVM->hm.s.pFreeGuestPatchMem = pPatchMem;
1828 pVM->hm.s.cbGuestPatchMem = cbPatchMem;
1829 return VINF_SUCCESS;
1830}
1831
1832
1833/**
1834 * Enable patching in a VT-x/AMD-V guest
1835 *
1836 * @returns VBox status code.
1837 * @param pVM Pointer to the VM.
1838 * @param pPatchMem Patch memory range.
1839 * @param cbPatchMem Size of the memory range.
1840 */
1841VMMR3_INT_DECL(int) HMR3EnablePatching(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1842{
1843 VM_ASSERT_EMT(pVM);
1844 Log(("HMR3EnablePatching %RGv size %x\n", pPatchMem, cbPatchMem));
1845 if (pVM->cCpus > 1)
1846 {
1847 /* We own the IOM lock here and could cause a deadlock by waiting for a VCPU that is blocking on the IOM lock. */
1848 int rc = VMR3ReqCallNoWait(pVM, VMCPUID_ANY_QUEUE,
1849 (PFNRT)hmR3EnablePatching, 4, pVM, VMMGetCpuId(pVM), (RTRCPTR)pPatchMem, cbPatchMem);
1850 AssertRC(rc);
1851 return rc;
1852 }
1853 return hmR3EnablePatching(pVM, VMMGetCpuId(pVM), (RTRCPTR)pPatchMem, cbPatchMem);
1854}
1855
1856
1857/**
1858 * Disable patching in a VT-x/AMD-V guest.
1859 *
1860 * @returns VBox status code.
1861 * @param pVM Pointer to the VM.
1862 * @param pPatchMem Patch memory range.
1863 * @param cbPatchMem Size of the memory range.
1864 */
1865VMMR3_INT_DECL(int) HMR3DisablePatching(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1866{
1867 Log(("HMR3DisablePatching %RGv size %x\n", pPatchMem, cbPatchMem));
1868
1869 Assert(pVM->hm.s.pGuestPatchMem == pPatchMem);
1870 Assert(pVM->hm.s.cbGuestPatchMem == cbPatchMem);
1871
1872 /* @todo Potential deadlock when other VCPUs are waiting on the IOM lock (we own it)!! */
1873 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE, hmR3RemovePatches,
1874 (void *)(uintptr_t)VMMGetCpuId(pVM));
1875 AssertRC(rc);
1876
1877 pVM->hm.s.pGuestPatchMem = 0;
1878 pVM->hm.s.pFreeGuestPatchMem = 0;
1879 pVM->hm.s.cbGuestPatchMem = 0;
1880 pVM->hm.s.fTPRPatchingActive = false;
1881 return VINF_SUCCESS;
1882}
1883
1884
1885/**
1886 * Callback to patch a TPR instruction (vmmcall or mov cr8).
1887 *
1888 * @returns VBox strict status code.
1889 * @param pVM Pointer to the VM.
1890 * @param pVCpu The VMCPU for the EMT we're being called on.
1891 * @param pvUser User specified CPU context.
1892 *
1893 */
1894DECLCALLBACK(VBOXSTRICTRC) hmR3ReplaceTprInstr(PVM pVM, PVMCPU pVCpu, void *pvUser)
1895{
1896 /*
1897 * Only execute the handler on the VCPU the original patch request was
1898 * issued. (The other CPU(s) might not yet have switched to protected
1899 * mode, nor have the correct memory context.)
1900 */
1901 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
1902 if (pVCpu->idCpu != idCpu)
1903 return VINF_SUCCESS;
1904
1905 /*
1906 * We're racing other VCPUs here, so don't try patch the instruction twice
1907 * and make sure there is still room for our patch record.
1908 */
1909 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1910 PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
1911 if (pPatch)
1912 {
1913 Log(("hmR3ReplaceTprInstr: already patched %RGv\n", pCtx->rip));
1914 return VINF_SUCCESS;
1915 }
1916 uint32_t const idx = pVM->hm.s.cPatches;
1917 if (idx >= RT_ELEMENTS(pVM->hm.s.aPatches))
1918 {
1919 Log(("hmR3ReplaceTprInstr: no available patch slots (%RGv)\n", pCtx->rip));
1920 return VINF_SUCCESS;
1921 }
1922 pPatch = &pVM->hm.s.aPatches[idx];
1923
1924 Log(("hmR3ReplaceTprInstr: rip=%RGv idxPatch=%u\n", pCtx->rip, idx));
1925
1926 /*
1927 * Disassembler the instruction and get cracking.
1928 */
1929 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "hmR3ReplaceTprInstr");
1930 PDISCPUSTATE pDis = &pVCpu->hm.s.DisState;
1931 uint32_t cbOp;
1932 int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
1933 AssertRC(rc);
1934 if ( rc == VINF_SUCCESS
1935 && pDis->pCurInstr->uOpcode == OP_MOV
1936 && cbOp >= 3)
1937 {
1938 static uint8_t const s_abVMMCall[3] = { 0x0f, 0x01, 0xd9 };
1939
1940 rc = PGMPhysSimpleReadGCPtr(pVCpu, pPatch->aOpcode, pCtx->rip, cbOp);
1941 AssertRC(rc);
1942
1943 pPatch->cbOp = cbOp;
1944
1945 if (pDis->Param1.fUse == DISUSE_DISPLACEMENT32)
1946 {
1947 /* write. */
1948 if (pDis->Param2.fUse == DISUSE_REG_GEN32)
1949 {
1950 pPatch->enmType = HMTPRINSTR_WRITE_REG;
1951 pPatch->uSrcOperand = pDis->Param2.Base.idxGenReg;
1952 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_WRITE_REG %u\n", pDis->Param2.Base.idxGenReg));
1953 }
1954 else
1955 {
1956 Assert(pDis->Param2.fUse == DISUSE_IMMEDIATE32);
1957 pPatch->enmType = HMTPRINSTR_WRITE_IMM;
1958 pPatch->uSrcOperand = pDis->Param2.uValue;
1959 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_WRITE_IMM %#llx\n", pDis->Param2.uValue));
1960 }
1961 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, s_abVMMCall, sizeof(s_abVMMCall));
1962 AssertRC(rc);
1963
1964 memcpy(pPatch->aNewOpcode, s_abVMMCall, sizeof(s_abVMMCall));
1965 pPatch->cbNewOp = sizeof(s_abVMMCall);
1966 }
1967 else
1968 {
1969 /*
1970 * TPR Read.
1971 *
1972 * Found:
1973 * mov eax, dword [fffe0080] (5 bytes)
1974 * Check if next instruction is:
1975 * shr eax, 4
1976 */
1977 Assert(pDis->Param1.fUse == DISUSE_REG_GEN32);
1978
1979 uint8_t const idxMmioReg = pDis->Param1.Base.idxGenReg;
1980 uint8_t const cbOpMmio = cbOp;
1981 uint64_t const uSavedRip = pCtx->rip;
1982
1983 pCtx->rip += cbOp;
1984 rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
1985 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "Following read");
1986 pCtx->rip = uSavedRip;
1987
1988 if ( rc == VINF_SUCCESS
1989 && pDis->pCurInstr->uOpcode == OP_SHR
1990 && pDis->Param1.fUse == DISUSE_REG_GEN32
1991 && pDis->Param1.Base.idxGenReg == idxMmioReg
1992 && pDis->Param2.fUse == DISUSE_IMMEDIATE8
1993 && pDis->Param2.uValue == 4
1994 && cbOpMmio + cbOp < sizeof(pVM->hm.s.aPatches[idx].aOpcode))
1995 {
1996 uint8_t abInstr[15];
1997
1998 /* Replacing two instructions now. */
1999 rc = PGMPhysSimpleReadGCPtr(pVCpu, &pPatch->aOpcode, pCtx->rip, cbOpMmio + cbOp);
2000 AssertRC(rc);
2001
2002 pPatch->cbOp = cbOpMmio + cbOp;
2003
2004 /* 0xF0, 0x0F, 0x20, 0xC0 = mov eax, cr8 */
2005 abInstr[0] = 0xF0;
2006 abInstr[1] = 0x0F;
2007 abInstr[2] = 0x20;
2008 abInstr[3] = 0xC0 | pDis->Param1.Base.idxGenReg;
2009 for (unsigned i = 4; i < pPatch->cbOp; i++)
2010 abInstr[i] = 0x90; /* nop */
2011
2012 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, abInstr, pPatch->cbOp);
2013 AssertRC(rc);
2014
2015 memcpy(pPatch->aNewOpcode, abInstr, pPatch->cbOp);
2016 pPatch->cbNewOp = pPatch->cbOp;
2017
2018 Log(("Acceptable read/shr candidate!\n"));
2019 pPatch->enmType = HMTPRINSTR_READ_SHR4;
2020 }
2021 else
2022 {
2023 pPatch->enmType = HMTPRINSTR_READ;
2024 pPatch->uDstOperand = idxMmioReg;
2025
2026 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, s_abVMMCall, sizeof(s_abVMMCall));
2027 AssertRC(rc);
2028
2029 memcpy(pPatch->aNewOpcode, s_abVMMCall, sizeof(s_abVMMCall));
2030 pPatch->cbNewOp = sizeof(s_abVMMCall);
2031 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_READ %u\n", pPatch->uDstOperand));
2032 }
2033 }
2034
2035 pPatch->Core.Key = pCtx->eip;
2036 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2037 AssertRC(rc);
2038
2039 pVM->hm.s.cPatches++;
2040 STAM_COUNTER_INC(&pVM->hm.s.StatTprReplaceSuccess);
2041 return VINF_SUCCESS;
2042 }
2043
2044 /*
2045 * Save invalid patch, so we will not try again.
2046 */
2047 Log(("hmR3ReplaceTprInstr: Failed to patch instr!\n"));
2048 pPatch->Core.Key = pCtx->eip;
2049 pPatch->enmType = HMTPRINSTR_INVALID;
2050 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2051 AssertRC(rc);
2052 pVM->hm.s.cPatches++;
2053 STAM_COUNTER_INC(&pVM->hm.s.StatTprReplaceFailure);
2054 return VINF_SUCCESS;
2055}
2056
2057
2058/**
2059 * Callback to patch a TPR instruction (jump to generated code).
2060 *
2061 * @returns VBox strict status code.
2062 * @param pVM Pointer to the VM.
2063 * @param pVCpu The VMCPU for the EMT we're being called on.
2064 * @param pvUser User specified CPU context.
2065 *
2066 */
2067DECLCALLBACK(VBOXSTRICTRC) hmR3PatchTprInstr(PVM pVM, PVMCPU pVCpu, void *pvUser)
2068{
2069 /*
2070 * Only execute the handler on the VCPU the original patch request was
2071 * issued. (The other CPU(s) might not yet have switched to protected
2072 * mode, nor have the correct memory context.)
2073 */
2074 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
2075 if (pVCpu->idCpu != idCpu)
2076 return VINF_SUCCESS;
2077
2078 /*
2079 * We're racing other VCPUs here, so don't try patch the instruction twice
2080 * and make sure there is still room for our patch record.
2081 */
2082 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
2083 PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
2084 if (pPatch)
2085 {
2086 Log(("hmR3PatchTprInstr: already patched %RGv\n", pCtx->rip));
2087 return VINF_SUCCESS;
2088 }
2089 uint32_t const idx = pVM->hm.s.cPatches;
2090 if (idx >= RT_ELEMENTS(pVM->hm.s.aPatches))
2091 {
2092 Log(("hmR3PatchTprInstr: no available patch slots (%RGv)\n", pCtx->rip));
2093 return VINF_SUCCESS;
2094 }
2095 pPatch = &pVM->hm.s.aPatches[idx];
2096
2097 Log(("hmR3PatchTprInstr: rip=%RGv idxPatch=%u\n", pCtx->rip, idx));
2098 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "hmR3PatchTprInstr");
2099
2100 /*
2101 * Disassemble the instruction and get cracking.
2102 */
2103 PDISCPUSTATE pDis = &pVCpu->hm.s.DisState;
2104 uint32_t cbOp;
2105 int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
2106 AssertRC(rc);
2107 if ( rc == VINF_SUCCESS
2108 && pDis->pCurInstr->uOpcode == OP_MOV
2109 && cbOp >= 5)
2110 {
2111 uint8_t aPatch[64];
2112 uint32_t off = 0;
2113
2114 rc = PGMPhysSimpleReadGCPtr(pVCpu, pPatch->aOpcode, pCtx->rip, cbOp);
2115 AssertRC(rc);
2116
2117 pPatch->cbOp = cbOp;
2118 pPatch->enmType = HMTPRINSTR_JUMP_REPLACEMENT;
2119
2120 if (pDis->Param1.fUse == DISUSE_DISPLACEMENT32)
2121 {
2122 /*
2123 * TPR write:
2124 *
2125 * push ECX [51]
2126 * push EDX [52]
2127 * push EAX [50]
2128 * xor EDX,EDX [31 D2]
2129 * mov EAX,EAX [89 C0]
2130 * or
2131 * mov EAX,0000000CCh [B8 CC 00 00 00]
2132 * mov ECX,0C0000082h [B9 82 00 00 C0]
2133 * wrmsr [0F 30]
2134 * pop EAX [58]
2135 * pop EDX [5A]
2136 * pop ECX [59]
2137 * jmp return_address [E9 return_address]
2138 *
2139 */
2140 bool fUsesEax = (pDis->Param2.fUse == DISUSE_REG_GEN32 && pDis->Param2.Base.idxGenReg == DISGREG_EAX);
2141
2142 aPatch[off++] = 0x51; /* push ecx */
2143 aPatch[off++] = 0x52; /* push edx */
2144 if (!fUsesEax)
2145 aPatch[off++] = 0x50; /* push eax */
2146 aPatch[off++] = 0x31; /* xor edx, edx */
2147 aPatch[off++] = 0xD2;
2148 if (pDis->Param2.fUse == DISUSE_REG_GEN32)
2149 {
2150 if (!fUsesEax)
2151 {
2152 aPatch[off++] = 0x89; /* mov eax, src_reg */
2153 aPatch[off++] = MAKE_MODRM(3, pDis->Param2.Base.idxGenReg, DISGREG_EAX);
2154 }
2155 }
2156 else
2157 {
2158 Assert(pDis->Param2.fUse == DISUSE_IMMEDIATE32);
2159 aPatch[off++] = 0xB8; /* mov eax, immediate */
2160 *(uint32_t *)&aPatch[off] = pDis->Param2.uValue;
2161 off += sizeof(uint32_t);
2162 }
2163 aPatch[off++] = 0xB9; /* mov ecx, 0xc0000082 */
2164 *(uint32_t *)&aPatch[off] = MSR_K8_LSTAR;
2165 off += sizeof(uint32_t);
2166
2167 aPatch[off++] = 0x0F; /* wrmsr */
2168 aPatch[off++] = 0x30;
2169 if (!fUsesEax)
2170 aPatch[off++] = 0x58; /* pop eax */
2171 aPatch[off++] = 0x5A; /* pop edx */
2172 aPatch[off++] = 0x59; /* pop ecx */
2173 }
2174 else
2175 {
2176 /*
2177 * TPR read:
2178 *
2179 * push ECX [51]
2180 * push EDX [52]
2181 * push EAX [50]
2182 * mov ECX,0C0000082h [B9 82 00 00 C0]
2183 * rdmsr [0F 32]
2184 * mov EAX,EAX [89 C0]
2185 * pop EAX [58]
2186 * pop EDX [5A]
2187 * pop ECX [59]
2188 * jmp return_address [E9 return_address]
2189 *
2190 */
2191 Assert(pDis->Param1.fUse == DISUSE_REG_GEN32);
2192
2193 if (pDis->Param1.Base.idxGenReg != DISGREG_ECX)
2194 aPatch[off++] = 0x51; /* push ecx */
2195 if (pDis->Param1.Base.idxGenReg != DISGREG_EDX )
2196 aPatch[off++] = 0x52; /* push edx */
2197 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2198 aPatch[off++] = 0x50; /* push eax */
2199
2200 aPatch[off++] = 0x31; /* xor edx, edx */
2201 aPatch[off++] = 0xD2;
2202
2203 aPatch[off++] = 0xB9; /* mov ecx, 0xc0000082 */
2204 *(uint32_t *)&aPatch[off] = MSR_K8_LSTAR;
2205 off += sizeof(uint32_t);
2206
2207 aPatch[off++] = 0x0F; /* rdmsr */
2208 aPatch[off++] = 0x32;
2209
2210 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2211 {
2212 aPatch[off++] = 0x89; /* mov dst_reg, eax */
2213 aPatch[off++] = MAKE_MODRM(3, DISGREG_EAX, pDis->Param1.Base.idxGenReg);
2214 }
2215
2216 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2217 aPatch[off++] = 0x58; /* pop eax */
2218 if (pDis->Param1.Base.idxGenReg != DISGREG_EDX )
2219 aPatch[off++] = 0x5A; /* pop edx */
2220 if (pDis->Param1.Base.idxGenReg != DISGREG_ECX)
2221 aPatch[off++] = 0x59; /* pop ecx */
2222 }
2223 aPatch[off++] = 0xE9; /* jmp return_address */
2224 *(RTRCUINTPTR *)&aPatch[off] = ((RTRCUINTPTR)pCtx->eip + cbOp) - ((RTRCUINTPTR)pVM->hm.s.pFreeGuestPatchMem + off + 4);
2225 off += sizeof(RTRCUINTPTR);
2226
2227 if (pVM->hm.s.pFreeGuestPatchMem + off <= pVM->hm.s.pGuestPatchMem + pVM->hm.s.cbGuestPatchMem)
2228 {
2229 /* Write new code to the patch buffer. */
2230 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pVM->hm.s.pFreeGuestPatchMem, aPatch, off);
2231 AssertRC(rc);
2232
2233#ifdef LOG_ENABLED
2234 uint32_t cbCurInstr;
2235 for (RTGCPTR GCPtrInstr = pVM->hm.s.pFreeGuestPatchMem;
2236 GCPtrInstr < pVM->hm.s.pFreeGuestPatchMem + off;
2237 GCPtrInstr += RT_MAX(cbCurInstr, 1))
2238 {
2239 char szOutput[256];
2240 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, pCtx->cs.Sel, GCPtrInstr, DBGF_DISAS_FLAGS_DEFAULT_MODE,
2241 szOutput, sizeof(szOutput), &cbCurInstr);
2242 if (RT_SUCCESS(rc))
2243 Log(("Patch instr %s\n", szOutput));
2244 else
2245 Log(("%RGv: rc=%Rrc\n", GCPtrInstr, rc));
2246 }
2247#endif
2248
2249 pPatch->aNewOpcode[0] = 0xE9;
2250 *(RTRCUINTPTR *)&pPatch->aNewOpcode[1] = ((RTRCUINTPTR)pVM->hm.s.pFreeGuestPatchMem) - ((RTRCUINTPTR)pCtx->eip + 5);
2251
2252 /* Overwrite the TPR instruction with a jump. */
2253 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->eip, pPatch->aNewOpcode, 5);
2254 AssertRC(rc);
2255
2256 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "Jump");
2257
2258 pVM->hm.s.pFreeGuestPatchMem += off;
2259 pPatch->cbNewOp = 5;
2260
2261 pPatch->Core.Key = pCtx->eip;
2262 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2263 AssertRC(rc);
2264
2265 pVM->hm.s.cPatches++;
2266 pVM->hm.s.fTPRPatchingActive = true;
2267 STAM_COUNTER_INC(&pVM->hm.s.StatTprPatchSuccess);
2268 return VINF_SUCCESS;
2269 }
2270
2271 Log(("Ran out of space in our patch buffer!\n"));
2272 }
2273 else
2274 Log(("hmR3PatchTprInstr: Failed to patch instr!\n"));
2275
2276
2277 /*
2278 * Save invalid patch, so we will not try again.
2279 */
2280 pPatch = &pVM->hm.s.aPatches[idx];
2281 pPatch->Core.Key = pCtx->eip;
2282 pPatch->enmType = HMTPRINSTR_INVALID;
2283 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2284 AssertRC(rc);
2285 pVM->hm.s.cPatches++;
2286 STAM_COUNTER_INC(&pVM->hm.s.StatTprPatchFailure);
2287 return VINF_SUCCESS;
2288}
2289
2290
2291/**
2292 * Attempt to patch TPR mmio instructions.
2293 *
2294 * @returns VBox status code.
2295 * @param pVM Pointer to the VM.
2296 * @param pVCpu Pointer to the VMCPU.
2297 * @param pCtx Pointer to the guest CPU context.
2298 */
2299VMMR3_INT_DECL(int) HMR3PatchTprInstr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2300{
2301 NOREF(pCtx);
2302 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE,
2303 pVM->hm.s.pGuestPatchMem ? hmR3PatchTprInstr : hmR3ReplaceTprInstr,
2304 (void *)(uintptr_t)pVCpu->idCpu);
2305 AssertRC(rc);
2306 return rc;
2307}
2308
2309
2310/**
2311 * Force execution of the current IO code in the recompiler.
2312 *
2313 * @returns VBox status code.
2314 * @param pVM Pointer to the VM.
2315 * @param pCtx Partial VM execution context.
2316 */
2317VMMR3_INT_DECL(int) HMR3EmulateIoBlock(PVM pVM, PCPUMCTX pCtx)
2318{
2319 PVMCPU pVCpu = VMMGetCpu(pVM);
2320
2321 Assert(pVM->fHMEnabled);
2322 Log(("HMR3EmulateIoBlock\n"));
2323
2324 /* This is primarily intended to speed up Grub, so we don't care about paged protected mode. */
2325 if (HMCanEmulateIoBlockEx(pCtx))
2326 {
2327 Log(("HMR3EmulateIoBlock -> enabled\n"));
2328 pVCpu->hm.s.EmulateIoBlock.fEnabled = true;
2329 pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip = pCtx->rip;
2330 pVCpu->hm.s.EmulateIoBlock.cr0 = pCtx->cr0;
2331 return VINF_EM_RESCHEDULE_REM;
2332 }
2333 return VINF_SUCCESS;
2334}
2335
2336
2337/**
2338 * Checks if we can currently use hardware accelerated raw mode.
2339 *
2340 * @returns true if we can currently use hardware acceleration, otherwise false.
2341 * @param pVM Pointer to the VM.
2342 * @param pCtx Partial VM execution context.
2343 */
2344VMMR3DECL(bool) HMR3CanExecuteGuest(PVM pVM, PCPUMCTX pCtx)
2345{
2346 PVMCPU pVCpu = VMMGetCpu(pVM);
2347
2348 Assert(pVM->fHMEnabled);
2349
2350 /* If we're still executing the IO code, then return false. */
2351 if ( RT_UNLIKELY(pVCpu->hm.s.EmulateIoBlock.fEnabled)
2352 && pCtx->rip < pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip + 0x200
2353 && pCtx->rip > pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip - 0x200
2354 && pCtx->cr0 == pVCpu->hm.s.EmulateIoBlock.cr0)
2355 return false;
2356
2357 pVCpu->hm.s.EmulateIoBlock.fEnabled = false;
2358
2359 /* AMD-V supports real & protected mode with or without paging. */
2360 if (pVM->hm.s.svm.fEnabled)
2361 {
2362 pVCpu->hm.s.fActive = true;
2363 return true;
2364 }
2365
2366 pVCpu->hm.s.fActive = false;
2367
2368 /* Note! The context supplied by REM is partial. If we add more checks here, be sure to verify that REM provides this info! */
2369 Assert( (pVM->hm.s.vmx.fUnrestrictedGuest && !pVM->hm.s.vmx.pRealModeTSS)
2370 || (!pVM->hm.s.vmx.fUnrestrictedGuest && pVM->hm.s.vmx.pRealModeTSS));
2371
2372 bool fSupportsRealMode = pVM->hm.s.vmx.fUnrestrictedGuest || PDMVmmDevHeapIsEnabled(pVM);
2373 if (!pVM->hm.s.vmx.fUnrestrictedGuest)
2374 {
2375 /*
2376 * The VMM device heap is a requirement for emulating real mode or protected mode without paging with the unrestricted
2377 * guest execution feature i missing (VT-x only).
2378 */
2379 if (fSupportsRealMode)
2380 {
2381 if (CPUMIsGuestInRealModeEx(pCtx))
2382 {
2383 /* In V86 mode (VT-x or not), the CPU enforces real-mode compatible selector
2384 * bases and limits, i.e. limit must be 64K and base must be selector * 16.
2385 * If this is not true, we cannot execute real mode as V86 and have to fall
2386 * back to emulation.
2387 */
2388 if ( pCtx->cs.Sel != (pCtx->cs.u64Base >> 4)
2389 || pCtx->ds.Sel != (pCtx->ds.u64Base >> 4)
2390 || pCtx->es.Sel != (pCtx->es.u64Base >> 4)
2391 || pCtx->ss.Sel != (pCtx->ss.u64Base >> 4)
2392 || pCtx->fs.Sel != (pCtx->fs.u64Base >> 4)
2393 || pCtx->gs.Sel != (pCtx->gs.u64Base >> 4)
2394 || (pCtx->cs.u32Limit != 0xffff)
2395 || (pCtx->ds.u32Limit != 0xffff)
2396 || (pCtx->es.u32Limit != 0xffff)
2397 || (pCtx->ss.u32Limit != 0xffff)
2398 || (pCtx->fs.u32Limit != 0xffff)
2399 || (pCtx->gs.u32Limit != 0xffff))
2400 {
2401 return false;
2402 }
2403 }
2404 else
2405 {
2406 PGMMODE enmGuestMode = PGMGetGuestMode(pVCpu);
2407 /* Verify the requirements for executing code in protected
2408 mode. VT-x can't handle the CPU state right after a switch
2409 from real to protected mode. (all sorts of RPL & DPL assumptions) */
2410 if ( pVCpu->hm.s.vmx.enmLastSeenGuestMode == PGMMODE_REAL
2411 && enmGuestMode >= PGMMODE_PROTECTED)
2412 {
2413 if ( (pCtx->cs.Sel & X86_SEL_RPL)
2414 || (pCtx->ds.Sel & X86_SEL_RPL)
2415 || (pCtx->es.Sel & X86_SEL_RPL)
2416 || (pCtx->fs.Sel & X86_SEL_RPL)
2417 || (pCtx->gs.Sel & X86_SEL_RPL)
2418 || (pCtx->ss.Sel & X86_SEL_RPL))
2419 {
2420 return false;
2421 }
2422 }
2423 /* VT-x also chokes on invalid tr or ldtr selectors (minix) */
2424 if ( pCtx->gdtr.cbGdt
2425 && ( pCtx->tr.Sel > pCtx->gdtr.cbGdt
2426 || pCtx->ldtr.Sel > pCtx->gdtr.cbGdt))
2427 {
2428 return false;
2429 }
2430 }
2431 }
2432 else
2433 {
2434 if ( !CPUMIsGuestInLongModeEx(pCtx)
2435 && !pVM->hm.s.vmx.fUnrestrictedGuest)
2436 {
2437 /** @todo This should (probably) be set on every excursion to the REM,
2438 * however it's too risky right now. So, only apply it when we go
2439 * back to REM for real mode execution. (The XP hack below doesn't
2440 * work reliably without this.)
2441 * Update: Implemented in EM.cpp, see #ifdef EM_NOTIFY_HM. */
2442 for (uint32_t i = 0; i < pVM->cCpus; i++)
2443 pVM->aCpus[i].hm.s.fContextUseFlags |= HM_CHANGED_ALL_GUEST;
2444
2445 if ( !pVM->hm.s.fNestedPaging /* requires a fake PD for real *and* protected mode without paging - stored in the VMM device heap */
2446 || CPUMIsGuestInRealModeEx(pCtx)) /* requires a fake TSS for real mode - stored in the VMM device heap */
2447 return false;
2448
2449 /* Too early for VT-x; Solaris guests will fail with a guru meditation otherwise; same for XP. */
2450 if (pCtx->idtr.pIdt == 0 || pCtx->idtr.cbIdt == 0 || pCtx->tr.Sel == 0)
2451 return false;
2452
2453 /* The guest is about to complete the switch to protected mode. Wait a bit longer. */
2454 /* Windows XP; switch to protected mode; all selectors are marked not present in the
2455 * hidden registers (possible recompiler bug; see load_seg_vm) */
2456 if (pCtx->cs.Attr.n.u1Present == 0)
2457 return false;
2458 if (pCtx->ss.Attr.n.u1Present == 0)
2459 return false;
2460
2461 /* Windows XP: possible same as above, but new recompiler requires new heuristics?
2462 VT-x doesn't seem to like something about the guest state and this stuff avoids it. */
2463 /** @todo This check is actually wrong, it doesn't take the direction of the
2464 * stack segment into account. But, it does the job for now. */
2465 if (pCtx->rsp >= pCtx->ss.u32Limit)
2466 return false;
2467#if 0
2468 if ( pCtx->cs.Sel >= pCtx->gdtr.cbGdt
2469 || pCtx->ss.Sel >= pCtx->gdtr.cbGdt
2470 || pCtx->ds.Sel >= pCtx->gdtr.cbGdt
2471 || pCtx->es.Sel >= pCtx->gdtr.cbGdt
2472 || pCtx->fs.Sel >= pCtx->gdtr.cbGdt
2473 || pCtx->gs.Sel >= pCtx->gdtr.cbGdt)
2474 return false;
2475#endif
2476 }
2477 }
2478 }
2479
2480 if (pVM->hm.s.vmx.fEnabled)
2481 {
2482 uint32_t mask;
2483
2484 /* if bit N is set in cr0_fixed0, then it must be set in the guest's cr0. */
2485 mask = (uint32_t)pVM->hm.s.vmx.msr.vmx_cr0_fixed0;
2486 /* Note: We ignore the NE bit here on purpose; see vmmr0\hmr0.cpp for details. */
2487 mask &= ~X86_CR0_NE;
2488
2489 if (fSupportsRealMode)
2490 {
2491 /* Note: We ignore the PE & PG bits here on purpose; we emulate real and protected mode without paging. */
2492 mask &= ~(X86_CR0_PG|X86_CR0_PE);
2493 }
2494 else
2495 {
2496 /* We support protected mode without paging using identity mapping. */
2497 mask &= ~X86_CR0_PG;
2498 }
2499 if ((pCtx->cr0 & mask) != mask)
2500 return false;
2501
2502 /* if bit N is cleared in cr0_fixed1, then it must be zero in the guest's cr0. */
2503 mask = (uint32_t)~pVM->hm.s.vmx.msr.vmx_cr0_fixed1;
2504 if ((pCtx->cr0 & mask) != 0)
2505 return false;
2506
2507 /* if bit N is set in cr4_fixed0, then it must be set in the guest's cr4. */
2508 mask = (uint32_t)pVM->hm.s.vmx.msr.vmx_cr4_fixed0;
2509 mask &= ~X86_CR4_VMXE;
2510 if ((pCtx->cr4 & mask) != mask)
2511 return false;
2512
2513 /* if bit N is cleared in cr4_fixed1, then it must be zero in the guest's cr4. */
2514 mask = (uint32_t)~pVM->hm.s.vmx.msr.vmx_cr4_fixed1;
2515 if ((pCtx->cr4 & mask) != 0)
2516 return false;
2517
2518 pVCpu->hm.s.fActive = true;
2519 return true;
2520 }
2521
2522 return false;
2523}
2524
2525
2526/**
2527 * Checks if we need to reschedule due to VMM device heap changes.
2528 *
2529 * @returns true if a reschedule is required, otherwise false.
2530 * @param pVM Pointer to the VM.
2531 * @param pCtx VM execution context.
2532 */
2533VMMR3_INT_DECL(bool) HMR3IsRescheduleRequired(PVM pVM, PCPUMCTX pCtx)
2534{
2535 /*
2536 * The VMM device heap is a requirement for emulating real mode or protected mode without paging
2537 * when the unrestricted guest execution feature is missing (VT-x only).
2538 */
2539 if ( pVM->hm.s.vmx.fEnabled
2540 && !pVM->hm.s.vmx.fUnrestrictedGuest
2541 && !CPUMIsGuestInPagedProtectedModeEx(pCtx)
2542 && !PDMVmmDevHeapIsEnabled(pVM)
2543 && (pVM->hm.s.fNestedPaging || CPUMIsGuestInRealModeEx(pCtx)))
2544 return true;
2545
2546 return false;
2547}
2548
2549
2550/**
2551 * Notification from EM about a rescheduling into hardware assisted execution
2552 * mode.
2553 *
2554 * @param pVCpu Pointer to the current VMCPU.
2555 */
2556VMMR3_INT_DECL(void) HMR3NotifyScheduled(PVMCPU pVCpu)
2557{
2558 pVCpu->hm.s.fContextUseFlags |= HM_CHANGED_ALL_GUEST;
2559}
2560
2561
2562/**
2563 * Notification from EM about returning from instruction emulation (REM / EM).
2564 *
2565 * @param pVCpu Pointer to the VMCPU.
2566 */
2567VMMR3_INT_DECL(void) HMR3NotifyEmulated(PVMCPU pVCpu)
2568{
2569 pVCpu->hm.s.fContextUseFlags |= HM_CHANGED_ALL_GUEST;
2570}
2571
2572
2573/**
2574 * Checks if we are currently using hardware accelerated raw mode.
2575 *
2576 * @returns true if hardware acceleration is being used, otherwise false.
2577 * @param pVCpu Pointer to the VMCPU.
2578 */
2579VMMR3_INT_DECL(bool) HMR3IsActive(PVMCPU pVCpu)
2580{
2581 return pVCpu->hm.s.fActive;
2582}
2583
2584
2585/**
2586 * Checks if we are currently using nested paging.
2587 *
2588 * @returns true if nested paging is being used, otherwise false.
2589 * @param pUVM The user mode VM handle.
2590 */
2591VMMR3DECL(bool) HMR3IsEnabled(PUVM pUVM)
2592{
2593 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2594 PVM pVM = pUVM->pVM;
2595 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2596 return HMIsEnabled(pVM);
2597}
2598
2599
2600/**
2601 * Checks if we are currently using nested paging.
2602 *
2603 * @returns true if nested paging is being used, otherwise false.
2604 * @param pUVM The user mode VM handle.
2605 */
2606VMMR3DECL(bool) HMR3IsNestedPagingActive(PUVM pUVM)
2607{
2608 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2609 PVM pVM = pUVM->pVM;
2610 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2611 return pVM->hm.s.fNestedPaging;
2612}
2613
2614
2615/**
2616 * Checks if we are currently using VPID in VT-x mode.
2617 *
2618 * @returns true if VPID is being used, otherwise false.
2619 * @param pUVM The user mode VM handle.
2620 */
2621VMMR3DECL(bool) HMR3IsVpidActive(PUVM pUVM)
2622{
2623 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2624 PVM pVM = pUVM->pVM;
2625 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2626 return pVM->hm.s.vmx.fVpid;
2627}
2628
2629
2630/**
2631 * Checks if internal events are pending. In that case we are not allowed to dispatch interrupts.
2632 *
2633 * @returns true if an internal event is pending, otherwise false.
2634 * @param pVM Pointer to the VM.
2635 */
2636VMMR3_INT_DECL(bool) HMR3IsEventPending(PVMCPU pVCpu)
2637{
2638 return HMIsEnabled(pVCpu->pVMR3) && pVCpu->hm.s.Event.fPending;
2639}
2640
2641
2642/**
2643 * Checks if the VMX-preemption timer is being used.
2644 *
2645 * @returns true if the VMX-preemption timer is being used, otherwise false.
2646 * @param pVM Pointer to the VM.
2647 */
2648VMMR3_INT_DECL(bool) HMR3IsVmxPreemptionTimerUsed(PVM pVM)
2649{
2650 return HMIsEnabled(pVM)
2651 && pVM->hm.s.vmx.fEnabled
2652 && pVM->hm.s.vmx.fUsePreemptTimer;
2653}
2654
2655
2656/**
2657 * Restart an I/O instruction that was refused in ring-0
2658 *
2659 * @returns Strict VBox status code. Informational status codes other than the one documented
2660 * here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
2661 * @retval VINF_SUCCESS Success.
2662 * @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
2663 * status code must be passed on to EM.
2664 * @retval VERR_NOT_FOUND if no pending I/O instruction.
2665 *
2666 * @param pVM Pointer to the VM.
2667 * @param pVCpu Pointer to the VMCPU.
2668 * @param pCtx Pointer to the guest CPU context.
2669 */
2670VMMR3_INT_DECL(VBOXSTRICTRC) HMR3RestartPendingIOInstr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2671{
2672 HMPENDINGIO enmType = pVCpu->hm.s.PendingIO.enmType;
2673
2674 pVCpu->hm.s.PendingIO.enmType = HMPENDINGIO_INVALID;
2675
2676 if ( pVCpu->hm.s.PendingIO.GCPtrRip != pCtx->rip
2677 || enmType == HMPENDINGIO_INVALID)
2678 return VERR_NOT_FOUND;
2679
2680 VBOXSTRICTRC rcStrict;
2681 switch (enmType)
2682 {
2683 case HMPENDINGIO_PORT_READ:
2684 {
2685 uint32_t uAndVal = pVCpu->hm.s.PendingIO.s.Port.uAndVal;
2686 uint32_t u32Val = 0;
2687
2688 rcStrict = IOMIOPortRead(pVM, pVCpu->hm.s.PendingIO.s.Port.uPort,
2689 &u32Val,
2690 pVCpu->hm.s.PendingIO.s.Port.cbSize);
2691 if (IOM_SUCCESS(rcStrict))
2692 {
2693 /* Write back to the EAX register. */
2694 pCtx->eax = (pCtx->eax & ~uAndVal) | (u32Val & uAndVal);
2695 pCtx->rip = pVCpu->hm.s.PendingIO.GCPtrRipNext;
2696 }
2697 break;
2698 }
2699
2700 case HMPENDINGIO_PORT_WRITE:
2701 rcStrict = IOMIOPortWrite(pVM, pVCpu->hm.s.PendingIO.s.Port.uPort,
2702 pCtx->eax & pVCpu->hm.s.PendingIO.s.Port.uAndVal,
2703 pVCpu->hm.s.PendingIO.s.Port.cbSize);
2704 if (IOM_SUCCESS(rcStrict))
2705 pCtx->rip = pVCpu->hm.s.PendingIO.GCPtrRipNext;
2706 break;
2707
2708 default:
2709 AssertLogRelFailedReturn(VERR_HM_UNKNOWN_IO_INSTRUCTION);
2710 }
2711
2712 return rcStrict;
2713}
2714
2715
2716/**
2717 * Check fatal VT-x/AMD-V error and produce some meaningful
2718 * log release message.
2719 *
2720 * @param pVM Pointer to the VM.
2721 * @param iStatusCode VBox status code.
2722 */
2723VMMR3_INT_DECL(void) HMR3CheckError(PVM pVM, int iStatusCode)
2724{
2725 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2726 {
2727 switch (iStatusCode)
2728 {
2729 case VERR_VMX_INVALID_VMCS_FIELD:
2730 break;
2731
2732 case VERR_VMX_INVALID_VMCS_PTR:
2733 LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current pointer %RGp vs %RGp\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u64VMCSPhys, pVM->aCpus[i].hm.s.vmx.HCPhysVmcs));
2734 LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current VMCS version %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32VMCSRevision));
2735 LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Entered Cpu %d\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.idEnteredCpu));
2736 LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current Cpu %d\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.idCurrentCpu));
2737 break;
2738
2739 case VERR_VMX_UNABLE_TO_START_VM:
2740 LogRel(("VERR_VMX_UNABLE_TO_START_VM: CPU%d instruction error %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32InstrError));
2741 LogRel(("VERR_VMX_UNABLE_TO_START_VM: CPU%d exit reason %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32ExitReason));
2742 if (pVM->aCpus[i].hm.s.vmx.lasterror.u32InstrError == VMX_ERROR_VMENTRY_INVALID_CONTROL_FIELDS)
2743 {
2744 LogRel(("VERR_VMX_UNABLE_TO_START_VM: Cpu%d MSRBitmapPhys %RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysMsrBitmap));
2745#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
2746 LogRel(("VERR_VMX_UNABLE_TO_START_VM: Cpu%d GuestMSRPhys %RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysGuestMsr));
2747 LogRel(("VERR_VMX_UNABLE_TO_START_VM: Cpu%d HostMsrPhys %RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysHostMsr));
2748 LogRel(("VERR_VMX_UNABLE_TO_START_VM: Cpu%d cGuestMSRs %x\n", i, pVM->aCpus[i].hm.s.vmx.cGuestMsrs));
2749#endif
2750 }
2751 /** @todo Log VM-entry event injection control fields
2752 * VMX_VMCS_CTRL_ENTRY_IRQ_INFO, VMX_VMCS_CTRL_ENTRY_EXCEPTION_ERRCODE
2753 * and VMX_VMCS_CTRL_ENTRY_INSTR_LENGTH from the VMCS. */
2754 break;
2755
2756 case VERR_VMX_UNABLE_TO_RESUME_VM:
2757 LogRel(("VERR_VMX_UNABLE_TO_RESUME_VM: CPU%d instruction error %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32InstrError));
2758 LogRel(("VERR_VMX_UNABLE_TO_RESUME_VM: CPU%d exit reason %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32ExitReason));
2759 break;
2760
2761 case VERR_VMX_INVALID_VMXON_PTR:
2762 break;
2763 }
2764 }
2765
2766 if (iStatusCode == VERR_VMX_UNABLE_TO_START_VM)
2767 {
2768 LogRel(("VERR_VMX_UNABLE_TO_START_VM: VM-entry allowed %x\n", pVM->hm.s.vmx.msr.vmx_entry.n.allowed1));
2769 LogRel(("VERR_VMX_UNABLE_TO_START_VM: VM-entry disallowed %x\n", pVM->hm.s.vmx.msr.vmx_entry.n.disallowed0));
2770 }
2771}
2772
2773
2774/**
2775 * Execute state save operation.
2776 *
2777 * @returns VBox status code.
2778 * @param pVM Pointer to the VM.
2779 * @param pSSM SSM operation handle.
2780 */
2781static DECLCALLBACK(int) hmR3Save(PVM pVM, PSSMHANDLE pSSM)
2782{
2783 int rc;
2784
2785 Log(("hmR3Save:\n"));
2786
2787 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2788 {
2789 /*
2790 * Save the basic bits - fortunately all the other things can be resynced on load.
2791 */
2792 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.Event.fPending);
2793 AssertRCReturn(rc, rc);
2794 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.Event.u32ErrCode);
2795 AssertRCReturn(rc, rc);
2796 rc = SSMR3PutU64(pSSM, pVM->aCpus[i].hm.s.Event.u64IntrInfo);
2797 AssertRCReturn(rc, rc);
2798
2799 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.vmx.enmLastSeenGuestMode);
2800 AssertRCReturn(rc, rc);
2801 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.vmx.enmCurrGuestMode);
2802 AssertRCReturn(rc, rc);
2803 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.vmx.enmPrevGuestMode);
2804 AssertRCReturn(rc, rc);
2805 }
2806#ifdef VBOX_HM_WITH_GUEST_PATCHING
2807 rc = SSMR3PutGCPtr(pSSM, pVM->hm.s.pGuestPatchMem);
2808 AssertRCReturn(rc, rc);
2809 rc = SSMR3PutGCPtr(pSSM, pVM->hm.s.pFreeGuestPatchMem);
2810 AssertRCReturn(rc, rc);
2811 rc = SSMR3PutU32(pSSM, pVM->hm.s.cbGuestPatchMem);
2812 AssertRCReturn(rc, rc);
2813
2814 /* Store all the guest patch records too. */
2815 rc = SSMR3PutU32(pSSM, pVM->hm.s.cPatches);
2816 AssertRCReturn(rc, rc);
2817
2818 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
2819 {
2820 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
2821
2822 rc = SSMR3PutU32(pSSM, pPatch->Core.Key);
2823 AssertRCReturn(rc, rc);
2824
2825 rc = SSMR3PutMem(pSSM, pPatch->aOpcode, sizeof(pPatch->aOpcode));
2826 AssertRCReturn(rc, rc);
2827
2828 rc = SSMR3PutU32(pSSM, pPatch->cbOp);
2829 AssertRCReturn(rc, rc);
2830
2831 rc = SSMR3PutMem(pSSM, pPatch->aNewOpcode, sizeof(pPatch->aNewOpcode));
2832 AssertRCReturn(rc, rc);
2833
2834 rc = SSMR3PutU32(pSSM, pPatch->cbNewOp);
2835 AssertRCReturn(rc, rc);
2836
2837 AssertCompileSize(HMTPRINSTR, 4);
2838 rc = SSMR3PutU32(pSSM, (uint32_t)pPatch->enmType);
2839 AssertRCReturn(rc, rc);
2840
2841 rc = SSMR3PutU32(pSSM, pPatch->uSrcOperand);
2842 AssertRCReturn(rc, rc);
2843
2844 rc = SSMR3PutU32(pSSM, pPatch->uDstOperand);
2845 AssertRCReturn(rc, rc);
2846
2847 rc = SSMR3PutU32(pSSM, pPatch->pJumpTarget);
2848 AssertRCReturn(rc, rc);
2849
2850 rc = SSMR3PutU32(pSSM, pPatch->cFaults);
2851 AssertRCReturn(rc, rc);
2852 }
2853#endif
2854 return VINF_SUCCESS;
2855}
2856
2857
2858/**
2859 * Execute state load operation.
2860 *
2861 * @returns VBox status code.
2862 * @param pVM Pointer to the VM.
2863 * @param pSSM SSM operation handle.
2864 * @param uVersion Data layout version.
2865 * @param uPass The data pass.
2866 */
2867static DECLCALLBACK(int) hmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2868{
2869 int rc;
2870
2871 Log(("hmR3Load:\n"));
2872 Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
2873
2874 /*
2875 * Validate version.
2876 */
2877 if ( uVersion != HM_SSM_VERSION
2878 && uVersion != HM_SSM_VERSION_NO_PATCHING
2879 && uVersion != HM_SSM_VERSION_2_0_X)
2880 {
2881 AssertMsgFailed(("hmR3Load: Invalid version uVersion=%d!\n", uVersion));
2882 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2883 }
2884 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2885 {
2886 rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hm.s.Event.fPending);
2887 AssertRCReturn(rc, rc);
2888 rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hm.s.Event.u32ErrCode);
2889 AssertRCReturn(rc, rc);
2890 rc = SSMR3GetU64(pSSM, &pVM->aCpus[i].hm.s.Event.u64IntrInfo);
2891 AssertRCReturn(rc, rc);
2892
2893 if (uVersion >= HM_SSM_VERSION_NO_PATCHING)
2894 {
2895 uint32_t val;
2896
2897 rc = SSMR3GetU32(pSSM, &val);
2898 AssertRCReturn(rc, rc);
2899 pVM->aCpus[i].hm.s.vmx.enmLastSeenGuestMode = (PGMMODE)val;
2900
2901 rc = SSMR3GetU32(pSSM, &val);
2902 AssertRCReturn(rc, rc);
2903 pVM->aCpus[i].hm.s.vmx.enmCurrGuestMode = (PGMMODE)val;
2904
2905 rc = SSMR3GetU32(pSSM, &val);
2906 AssertRCReturn(rc, rc);
2907 pVM->aCpus[i].hm.s.vmx.enmPrevGuestMode = (PGMMODE)val;
2908 }
2909 }
2910#ifdef VBOX_HM_WITH_GUEST_PATCHING
2911 if (uVersion > HM_SSM_VERSION_NO_PATCHING)
2912 {
2913 rc = SSMR3GetGCPtr(pSSM, &pVM->hm.s.pGuestPatchMem);
2914 AssertRCReturn(rc, rc);
2915 rc = SSMR3GetGCPtr(pSSM, &pVM->hm.s.pFreeGuestPatchMem);
2916 AssertRCReturn(rc, rc);
2917 rc = SSMR3GetU32(pSSM, &pVM->hm.s.cbGuestPatchMem);
2918 AssertRCReturn(rc, rc);
2919
2920 /* Fetch all TPR patch records. */
2921 rc = SSMR3GetU32(pSSM, &pVM->hm.s.cPatches);
2922 AssertRCReturn(rc, rc);
2923
2924 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
2925 {
2926 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
2927
2928 rc = SSMR3GetU32(pSSM, &pPatch->Core.Key);
2929 AssertRCReturn(rc, rc);
2930
2931 rc = SSMR3GetMem(pSSM, pPatch->aOpcode, sizeof(pPatch->aOpcode));
2932 AssertRCReturn(rc, rc);
2933
2934 rc = SSMR3GetU32(pSSM, &pPatch->cbOp);
2935 AssertRCReturn(rc, rc);
2936
2937 rc = SSMR3GetMem(pSSM, pPatch->aNewOpcode, sizeof(pPatch->aNewOpcode));
2938 AssertRCReturn(rc, rc);
2939
2940 rc = SSMR3GetU32(pSSM, &pPatch->cbNewOp);
2941 AssertRCReturn(rc, rc);
2942
2943 rc = SSMR3GetU32(pSSM, (uint32_t *)&pPatch->enmType);
2944 AssertRCReturn(rc, rc);
2945
2946 if (pPatch->enmType == HMTPRINSTR_JUMP_REPLACEMENT)
2947 pVM->hm.s.fTPRPatchingActive = true;
2948
2949 Assert(pPatch->enmType == HMTPRINSTR_JUMP_REPLACEMENT || pVM->hm.s.fTPRPatchingActive == false);
2950
2951 rc = SSMR3GetU32(pSSM, &pPatch->uSrcOperand);
2952 AssertRCReturn(rc, rc);
2953
2954 rc = SSMR3GetU32(pSSM, &pPatch->uDstOperand);
2955 AssertRCReturn(rc, rc);
2956
2957 rc = SSMR3GetU32(pSSM, &pPatch->cFaults);
2958 AssertRCReturn(rc, rc);
2959
2960 rc = SSMR3GetU32(pSSM, &pPatch->pJumpTarget);
2961 AssertRCReturn(rc, rc);
2962
2963 Log(("hmR3Load: patch %d\n", i));
2964 Log(("Key = %x\n", pPatch->Core.Key));
2965 Log(("cbOp = %d\n", pPatch->cbOp));
2966 Log(("cbNewOp = %d\n", pPatch->cbNewOp));
2967 Log(("type = %d\n", pPatch->enmType));
2968 Log(("srcop = %d\n", pPatch->uSrcOperand));
2969 Log(("dstop = %d\n", pPatch->uDstOperand));
2970 Log(("cFaults = %d\n", pPatch->cFaults));
2971 Log(("target = %x\n", pPatch->pJumpTarget));
2972 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2973 AssertRC(rc);
2974 }
2975 }
2976#endif
2977
2978 /* Recheck all VCPUs if we can go straight into hm execution mode. */
2979 if (HMIsEnabled(pVM))
2980 {
2981 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2982 {
2983 PVMCPU pVCpu = &pVM->aCpus[i];
2984
2985 HMR3CanExecuteGuest(pVM, CPUMQueryGuestCtxPtr(pVCpu));
2986 }
2987 }
2988 return VINF_SUCCESS;
2989}
2990
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette