VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/HM.cpp@ 48569

Last change on this file since 48569 was 48569, checked in by vboxsync, 11 years ago

VMMR0: RT_BOOL().
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 138.3 KB
Line 
1/* $Id: HM.cpp 48569 2013-09-19 23:04:26Z vboxsync $ */
2/** @file
3 * HM - Intel/AMD VM Hardware Support Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2013 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*******************************************************************************
20* Header Files *
21*******************************************************************************/
22#define LOG_GROUP LOG_GROUP_HM
23#include <VBox/vmm/cpum.h>
24#include <VBox/vmm/stam.h>
25#include <VBox/vmm/mm.h>
26#include <VBox/vmm/pdmapi.h>
27#include <VBox/vmm/pgm.h>
28#include <VBox/vmm/ssm.h>
29#include <VBox/vmm/trpm.h>
30#include <VBox/vmm/dbgf.h>
31#include <VBox/vmm/iom.h>
32#include <VBox/vmm/patm.h>
33#include <VBox/vmm/csam.h>
34#include <VBox/vmm/selm.h>
35#ifdef VBOX_WITH_REM
36# include <VBox/vmm/rem.h>
37#endif
38#include <VBox/vmm/hm_vmx.h>
39#include <VBox/vmm/hm_svm.h>
40#include "HMInternal.h"
41#include <VBox/vmm/vm.h>
42#include <VBox/vmm/uvm.h>
43#include <VBox/err.h>
44#include <VBox/param.h>
45
46#include <iprt/assert.h>
47#include <VBox/log.h>
48#include <iprt/asm.h>
49#include <iprt/asm-amd64-x86.h>
50#include <iprt/string.h>
51#include <iprt/env.h>
52#include <iprt/thread.h>
53
54
55/*******************************************************************************
56* Global Variables *
57*******************************************************************************/
58#ifdef VBOX_WITH_STATISTICS
59# define EXIT_REASON(def, val, str) #def " - " #val " - " str
60# define EXIT_REASON_NIL() NULL
61/** Exit reason descriptions for VT-x, used to describe statistics. */
62static const char * const g_apszVTxExitReasons[MAX_EXITREASON_STAT] =
63{
64 EXIT_REASON(VMX_EXIT_XCPT_OR_NMI , 0, "Exception or non-maskable interrupt (NMI)."),
65 EXIT_REASON(VMX_EXIT_EXT_INT , 1, "External interrupt."),
66 EXIT_REASON(VMX_EXIT_TRIPLE_FAULT , 2, "Triple fault."),
67 EXIT_REASON(VMX_EXIT_INIT_SIGNAL , 3, "INIT signal."),
68 EXIT_REASON(VMX_EXIT_SIPI , 4, "Start-up IPI (SIPI)."),
69 EXIT_REASON(VMX_EXIT_IO_SMI_IRQ , 5, "I/O system-management interrupt (SMI)."),
70 EXIT_REASON(VMX_EXIT_SMI_IRQ , 6, "Other SMI."),
71 EXIT_REASON(VMX_EXIT_INT_WINDOW , 7, "Interrupt window."),
72 EXIT_REASON_NIL(),
73 EXIT_REASON(VMX_EXIT_TASK_SWITCH , 9, "Task switch."),
74 EXIT_REASON(VMX_EXIT_CPUID , 10, "Guest attempted to execute CPUID."),
75 EXIT_REASON_NIL(),
76 EXIT_REASON(VMX_EXIT_HLT , 12, "Guest attempted to execute HLT."),
77 EXIT_REASON(VMX_EXIT_INVD , 13, "Guest attempted to execute INVD."),
78 EXIT_REASON(VMX_EXIT_INVLPG , 14, "Guest attempted to execute INVLPG."),
79 EXIT_REASON(VMX_EXIT_RDPMC , 15, "Guest attempted to execute RDPMC."),
80 EXIT_REASON(VMX_EXIT_RDTSC , 16, "Guest attempted to execute RDTSC."),
81 EXIT_REASON(VMX_EXIT_RSM , 17, "Guest attempted to execute RSM in SMM."),
82 EXIT_REASON(VMX_EXIT_VMCALL , 18, "Guest attempted to execute VMCALL."),
83 EXIT_REASON(VMX_EXIT_VMCLEAR , 19, "Guest attempted to execute VMCLEAR."),
84 EXIT_REASON(VMX_EXIT_VMLAUNCH , 20, "Guest attempted to execute VMLAUNCH."),
85 EXIT_REASON(VMX_EXIT_VMPTRLD , 21, "Guest attempted to execute VMPTRLD."),
86 EXIT_REASON(VMX_EXIT_VMPTRST , 22, "Guest attempted to execute VMPTRST."),
87 EXIT_REASON(VMX_EXIT_VMREAD , 23, "Guest attempted to execute VMREAD."),
88 EXIT_REASON(VMX_EXIT_VMRESUME , 24, "Guest attempted to execute VMRESUME."),
89 EXIT_REASON(VMX_EXIT_VMWRITE , 25, "Guest attempted to execute VMWRITE."),
90 EXIT_REASON(VMX_EXIT_VMXOFF , 26, "Guest attempted to execute VMXOFF."),
91 EXIT_REASON(VMX_EXIT_VMXON , 27, "Guest attempted to execute VMXON."),
92 EXIT_REASON(VMX_EXIT_MOV_CRX , 28, "Control-register accesses."),
93 EXIT_REASON(VMX_EXIT_MOV_DRX , 29, "Debug-register accesses."),
94 EXIT_REASON(VMX_EXIT_PORT_IO , 30, "I/O instruction."),
95 EXIT_REASON(VMX_EXIT_RDMSR , 31, "Guest attempted to execute RDMSR."),
96 EXIT_REASON(VMX_EXIT_WRMSR , 32, "Guest attempted to execute WRMSR."),
97 EXIT_REASON(VMX_EXIT_ERR_INVALID_GUEST_STATE, 33, "VM-entry failure due to invalid guest state."),
98 EXIT_REASON(VMX_EXIT_ERR_MSR_LOAD , 34, "VM-entry failure due to MSR loading."),
99 EXIT_REASON_NIL(),
100 EXIT_REASON(VMX_EXIT_MWAIT , 36, "Guest executed MWAIT."),
101 EXIT_REASON(VMX_EXIT_MTF , 37, "Monitor Trap Flag."),
102 EXIT_REASON_NIL(),
103 EXIT_REASON(VMX_EXIT_MONITOR , 39, "Guest attempted to execute MONITOR."),
104 EXIT_REASON(VMX_EXIT_PAUSE , 40, "Guest attempted to execute PAUSE."),
105 EXIT_REASON(VMX_EXIT_ERR_MACHINE_CHECK , 41, "VM-entry failure due to machine-check."),
106 EXIT_REASON_NIL(),
107 EXIT_REASON(VMX_EXIT_TPR_BELOW_THRESHOLD, 43, "TPR below threshold. Guest attempted to execute MOV to CR8."),
108 EXIT_REASON(VMX_EXIT_APIC_ACCESS , 44, "APIC access. Guest attempted to access memory at a physical address on the APIC-access page."),
109 EXIT_REASON_NIL(),
110 EXIT_REASON(VMX_EXIT_XDTR_ACCESS , 46, "Access to GDTR or IDTR. Guest attempted to execute LGDT, LIDT, SGDT, or SIDT."),
111 EXIT_REASON(VMX_EXIT_TR_ACCESS , 47, "Access to LDTR or TR. Guest attempted to execute LLDT, LTR, SLDT, or STR."),
112 EXIT_REASON(VMX_EXIT_EPT_VIOLATION , 48, "EPT violation. An attempt to access memory with a guest-physical address was disallowed by the configuration of the EPT paging structures."),
113 EXIT_REASON(VMX_EXIT_EPT_MISCONFIG , 49, "EPT misconfiguration. An attempt to access memory with a guest-physical address encountered a misconfigured EPT paging-structure entry."),
114 EXIT_REASON(VMX_EXIT_INVEPT , 50, "Guest attempted to execute INVEPT."),
115 EXIT_REASON(VMX_EXIT_RDTSCP , 51, "Guest attempted to execute RDTSCP."),
116 EXIT_REASON(VMX_EXIT_PREEMPT_TIMER , 52, "VMX-preemption timer expired."),
117 EXIT_REASON(VMX_EXIT_INVVPID , 53, "Guest attempted to execute INVVPID."),
118 EXIT_REASON(VMX_EXIT_WBINVD , 54, "Guest attempted to execute WBINVD."),
119 EXIT_REASON(VMX_EXIT_XSETBV , 55, "Guest attempted to execute XSETBV."),
120 EXIT_REASON_NIL(),
121 EXIT_REASON(VMX_EXIT_RDRAND , 57, "Guest attempted to execute RDRAND."),
122 EXIT_REASON(VMX_EXIT_INVPCID , 58, "Guest attempted to execute INVPCID."),
123 EXIT_REASON(VMX_EXIT_VMFUNC , 59, "Guest attempted to execute VMFUNC.")
124};
125/** Exit reason descriptions for AMD-V, used to describe statistics. */
126static const char * const g_apszAmdVExitReasons[MAX_EXITREASON_STAT] =
127{
128 EXIT_REASON(SVM_EXIT_READ_CR0 , 0, "Read CR0."),
129 EXIT_REASON(SVM_EXIT_READ_CR1 , 1, "Read CR1."),
130 EXIT_REASON(SVM_EXIT_READ_CR2 , 2, "Read CR2."),
131 EXIT_REASON(SVM_EXIT_READ_CR3 , 3, "Read CR3."),
132 EXIT_REASON(SVM_EXIT_READ_CR4 , 4, "Read CR4."),
133 EXIT_REASON(SVM_EXIT_READ_CR5 , 5, "Read CR5."),
134 EXIT_REASON(SVM_EXIT_READ_CR6 , 6, "Read CR6."),
135 EXIT_REASON(SVM_EXIT_READ_CR7 , 7, "Read CR7."),
136 EXIT_REASON(SVM_EXIT_READ_CR8 , 8, "Read CR8."),
137 EXIT_REASON(SVM_EXIT_READ_CR9 , 9, "Read CR9."),
138 EXIT_REASON(SVM_EXIT_READ_CR10 , 10, "Read CR10."),
139 EXIT_REASON(SVM_EXIT_READ_CR11 , 11, "Read CR11."),
140 EXIT_REASON(SVM_EXIT_READ_CR12 , 12, "Read CR12."),
141 EXIT_REASON(SVM_EXIT_READ_CR13 , 13, "Read CR13."),
142 EXIT_REASON(SVM_EXIT_READ_CR14 , 14, "Read CR14."),
143 EXIT_REASON(SVM_EXIT_READ_CR15 , 15, "Read CR15."),
144 EXIT_REASON(SVM_EXIT_WRITE_CR0 , 16, "Write CR0."),
145 EXIT_REASON(SVM_EXIT_WRITE_CR1 , 17, "Write CR1."),
146 EXIT_REASON(SVM_EXIT_WRITE_CR2 , 18, "Write CR2."),
147 EXIT_REASON(SVM_EXIT_WRITE_CR3 , 19, "Write CR3."),
148 EXIT_REASON(SVM_EXIT_WRITE_CR4 , 20, "Write CR4."),
149 EXIT_REASON(SVM_EXIT_WRITE_CR5 , 21, "Write CR5."),
150 EXIT_REASON(SVM_EXIT_WRITE_CR6 , 22, "Write CR6."),
151 EXIT_REASON(SVM_EXIT_WRITE_CR7 , 23, "Write CR7."),
152 EXIT_REASON(SVM_EXIT_WRITE_CR8 , 24, "Write CR8."),
153 EXIT_REASON(SVM_EXIT_WRITE_CR9 , 25, "Write CR9."),
154 EXIT_REASON(SVM_EXIT_WRITE_CR10 , 26, "Write CR10."),
155 EXIT_REASON(SVM_EXIT_WRITE_CR11 , 27, "Write CR11."),
156 EXIT_REASON(SVM_EXIT_WRITE_CR12 , 28, "Write CR12."),
157 EXIT_REASON(SVM_EXIT_WRITE_CR13 , 29, "Write CR13."),
158 EXIT_REASON(SVM_EXIT_WRITE_CR14 , 30, "Write CR14."),
159 EXIT_REASON(SVM_EXIT_WRITE_CR15 , 31, "Write CR15."),
160 EXIT_REASON(SVM_EXIT_READ_DR0 , 32, "Read DR0."),
161 EXIT_REASON(SVM_EXIT_READ_DR1 , 33, "Read DR1."),
162 EXIT_REASON(SVM_EXIT_READ_DR2 , 34, "Read DR2."),
163 EXIT_REASON(SVM_EXIT_READ_DR3 , 35, "Read DR3."),
164 EXIT_REASON(SVM_EXIT_READ_DR4 , 36, "Read DR4."),
165 EXIT_REASON(SVM_EXIT_READ_DR5 , 37, "Read DR5."),
166 EXIT_REASON(SVM_EXIT_READ_DR6 , 38, "Read DR6."),
167 EXIT_REASON(SVM_EXIT_READ_DR7 , 39, "Read DR7."),
168 EXIT_REASON(SVM_EXIT_READ_DR8 , 40, "Read DR8."),
169 EXIT_REASON(SVM_EXIT_READ_DR9 , 41, "Read DR9."),
170 EXIT_REASON(SVM_EXIT_READ_DR10 , 42, "Read DR10."),
171 EXIT_REASON(SVM_EXIT_READ_DR11 , 43, "Read DR11"),
172 EXIT_REASON(SVM_EXIT_READ_DR12 , 44, "Read DR12."),
173 EXIT_REASON(SVM_EXIT_READ_DR13 , 45, "Read DR13."),
174 EXIT_REASON(SVM_EXIT_READ_DR14 , 46, "Read DR14."),
175 EXIT_REASON(SVM_EXIT_READ_DR15 , 47, "Read DR15."),
176 EXIT_REASON(SVM_EXIT_WRITE_DR0 , 48, "Write DR0."),
177 EXIT_REASON(SVM_EXIT_WRITE_DR1 , 49, "Write DR1."),
178 EXIT_REASON(SVM_EXIT_WRITE_DR2 , 50, "Write DR2."),
179 EXIT_REASON(SVM_EXIT_WRITE_DR3 , 51, "Write DR3."),
180 EXIT_REASON(SVM_EXIT_WRITE_DR4 , 52, "Write DR4."),
181 EXIT_REASON(SVM_EXIT_WRITE_DR5 , 53, "Write DR5."),
182 EXIT_REASON(SVM_EXIT_WRITE_DR6 , 54, "Write DR6."),
183 EXIT_REASON(SVM_EXIT_WRITE_DR7 , 55, "Write DR7."),
184 EXIT_REASON(SVM_EXIT_WRITE_DR8 , 56, "Write DR8."),
185 EXIT_REASON(SVM_EXIT_WRITE_DR9 , 57, "Write DR9."),
186 EXIT_REASON(SVM_EXIT_WRITE_DR10 , 58, "Write DR10."),
187 EXIT_REASON(SVM_EXIT_WRITE_DR11 , 59, "Write DR11."),
188 EXIT_REASON(SVM_EXIT_WRITE_DR12 , 60, "Write DR12."),
189 EXIT_REASON(SVM_EXIT_WRITE_DR13 , 61, "Write DR13."),
190 EXIT_REASON(SVM_EXIT_WRITE_DR14 , 62, "Write DR14."),
191 EXIT_REASON(SVM_EXIT_WRITE_DR15 , 63, "Write DR15."),
192 EXIT_REASON(SVM_EXIT_EXCEPTION_0 , 64, "Exception Vector 0 (#DE)."),
193 EXIT_REASON(SVM_EXIT_EXCEPTION_1 , 65, "Exception Vector 1 (#DB)."),
194 EXIT_REASON(SVM_EXIT_EXCEPTION_2 , 66, "Exception Vector 2 (#NMI)."),
195 EXIT_REASON(SVM_EXIT_EXCEPTION_3 , 67, "Exception Vector 3 (#BP)."),
196 EXIT_REASON(SVM_EXIT_EXCEPTION_4 , 68, "Exception Vector 4 (#OF)."),
197 EXIT_REASON(SVM_EXIT_EXCEPTION_5 , 69, "Exception Vector 5 (#BR)."),
198 EXIT_REASON(SVM_EXIT_EXCEPTION_6 , 70, "Exception Vector 6 (#UD)."),
199 EXIT_REASON(SVM_EXIT_EXCEPTION_7 , 71, "Exception Vector 7 (#NM)."),
200 EXIT_REASON(SVM_EXIT_EXCEPTION_8 , 72, "Exception Vector 8 (#DF)."),
201 EXIT_REASON(SVM_EXIT_EXCEPTION_9 , 73, "Exception Vector 9 (#CO_SEG_OVERRUN)."),
202 EXIT_REASON(SVM_EXIT_EXCEPTION_A , 74, "Exception Vector 10 (#TS)."),
203 EXIT_REASON(SVM_EXIT_EXCEPTION_B , 75, "Exception Vector 11 (#NP)."),
204 EXIT_REASON(SVM_EXIT_EXCEPTION_C , 76, "Exception Vector 12 (#SS)."),
205 EXIT_REASON(SVM_EXIT_EXCEPTION_D , 77, "Exception Vector 13 (#GP)."),
206 EXIT_REASON(SVM_EXIT_EXCEPTION_E , 78, "Exception Vector 14 (#PF)."),
207 EXIT_REASON(SVM_EXIT_EXCEPTION_F , 79, "Exception Vector 15 (0x0f)."),
208 EXIT_REASON(SVM_EXIT_EXCEPTION_10 , 80, "Exception Vector 16 (#MF)."),
209 EXIT_REASON(SVM_EXIT_EXCEPTION_11 , 81, "Exception Vector 17 (#AC)."),
210 EXIT_REASON(SVM_EXIT_EXCEPTION_12 , 82, "Exception Vector 18 (#MC)."),
211 EXIT_REASON(SVM_EXIT_EXCEPTION_13 , 83, "Exception Vector 19 (#XF)."),
212 EXIT_REASON(SVM_EXIT_EXCEPTION_14 , 84, "Exception Vector 20 (0x14)."),
213 EXIT_REASON(SVM_EXIT_EXCEPTION_15 , 85, "Exception Vector 22 (0x15)."),
214 EXIT_REASON(SVM_EXIT_EXCEPTION_16 , 86, "Exception Vector 22 (0x16)."),
215 EXIT_REASON(SVM_EXIT_EXCEPTION_17 , 87, "Exception Vector 23 (0x17)."),
216 EXIT_REASON(SVM_EXIT_EXCEPTION_18 , 88, "Exception Vector 24 (0x18)."),
217 EXIT_REASON(SVM_EXIT_EXCEPTION_19 , 89, "Exception Vector 25 (0x19)."),
218 EXIT_REASON(SVM_EXIT_EXCEPTION_1A , 90, "Exception Vector 26 (0x1A)."),
219 EXIT_REASON(SVM_EXIT_EXCEPTION_1B , 91, "Exception Vector 27 (0x1B)."),
220 EXIT_REASON(SVM_EXIT_EXCEPTION_1C , 92, "Exception Vector 28 (0x1C)."),
221 EXIT_REASON(SVM_EXIT_EXCEPTION_1D , 93, "Exception Vector 29 (0x1D)."),
222 EXIT_REASON(SVM_EXIT_EXCEPTION_1E , 94, "Exception Vector 30 (0x1E)."),
223 EXIT_REASON(SVM_EXIT_EXCEPTION_1F , 95, "Exception Vector 31 (0x1F)."),
224 EXIT_REASON(SVM_EXIT_INTR , 96, "Physical maskable interrupt (host)."),
225 EXIT_REASON(SVM_EXIT_NMI , 97, "Physical non-maskable interrupt (host)."),
226 EXIT_REASON(SVM_EXIT_SMI , 98, "System management interrupt (host)."),
227 EXIT_REASON(SVM_EXIT_INIT , 99, "Physical INIT signal (host)."),
228 EXIT_REASON(SVM_EXIT_VINTR ,100, "Virtual interrupt-window exit."),
229 EXIT_REASON(SVM_EXIT_CR0_SEL_WRITE ,101, "Write to CR0 that changed any bits other than CR0.TS or CR0.MP."),
230 EXIT_REASON(SVM_EXIT_IDTR_READ ,102, "Read IDTR"),
231 EXIT_REASON(SVM_EXIT_GDTR_READ ,103, "Read GDTR"),
232 EXIT_REASON(SVM_EXIT_LDTR_READ ,104, "Read LDTR."),
233 EXIT_REASON(SVM_EXIT_TR_READ ,105, "Read TR."),
234 EXIT_REASON(SVM_EXIT_TR_READ ,106, "Write IDTR."),
235 EXIT_REASON(SVM_EXIT_TR_READ ,107, "Write GDTR."),
236 EXIT_REASON(SVM_EXIT_TR_READ ,108, "Write LDTR."),
237 EXIT_REASON(SVM_EXIT_TR_READ ,109, "Write TR."),
238 EXIT_REASON(SVM_EXIT_RDTSC ,110, "RDTSC instruction."),
239 EXIT_REASON(SVM_EXIT_RDPMC ,111, "RDPMC instruction."),
240 EXIT_REASON(SVM_EXIT_PUSHF ,112, "PUSHF instruction."),
241 EXIT_REASON(SVM_EXIT_POPF ,113, "POPF instruction."),
242 EXIT_REASON(SVM_EXIT_CPUID ,114, "CPUID instruction."),
243 EXIT_REASON(SVM_EXIT_RSM ,115, "RSM instruction."),
244 EXIT_REASON(SVM_EXIT_IRET ,116, "IRET instruction."),
245 EXIT_REASON(SVM_EXIT_SWINT ,117, "Software interrupt (INTn instructions)."),
246 EXIT_REASON(SVM_EXIT_INVD ,118, "INVD instruction."),
247 EXIT_REASON(SVM_EXIT_PAUSE ,119, "PAUSE instruction."),
248 EXIT_REASON(SVM_EXIT_HLT ,120, "HLT instruction."),
249 EXIT_REASON(SVM_EXIT_INVLPG ,121, "INVLPG instruction."),
250 EXIT_REASON(SVM_EXIT_INVLPGA ,122, "INVLPGA instruction."),
251 EXIT_REASON(SVM_EXIT_IOIO ,123, "IN/OUT accessing protected port."),
252 EXIT_REASON(SVM_EXIT_MSR ,124, "RDMSR or WRMSR access to protected MSR."),
253 EXIT_REASON(SVM_EXIT_TASK_SWITCH ,125, "Task switch."),
254 EXIT_REASON(SVM_EXIT_FERR_FREEZE ,126, "Legacy FPU handling enabled; processor is frozen in an x87/mmx instruction waiting for an interrupt"),
255 EXIT_REASON(SVM_EXIT_SHUTDOWN ,127, "Shutdown."),
256 EXIT_REASON(SVM_EXIT_VMRUN ,128, "VMRUN instruction."),
257 EXIT_REASON(SVM_EXIT_VMMCALL ,129, "VMCALL instruction."),
258 EXIT_REASON(SVM_EXIT_VMLOAD ,130, "VMLOAD instruction."),
259 EXIT_REASON(SVM_EXIT_VMSAVE ,131, "VMSAVE instruction."),
260 EXIT_REASON(SVM_EXIT_STGI ,132, "STGI instruction."),
261 EXIT_REASON(SVM_EXIT_CLGI ,133, "CLGI instruction."),
262 EXIT_REASON(SVM_EXIT_SKINIT ,134, "SKINIT instruction."),
263 EXIT_REASON(SVM_EXIT_RDTSCP ,135, "RDTSCP instruction."),
264 EXIT_REASON(SVM_EXIT_ICEBP ,136, "ICEBP instruction."),
265 EXIT_REASON(SVM_EXIT_WBINVD ,137, "WBINVD instruction."),
266 EXIT_REASON(SVM_EXIT_MONITOR ,138, "MONITOR instruction."),
267 EXIT_REASON(SVM_EXIT_MWAIT ,139, "MWAIT instruction."),
268 EXIT_REASON(SVM_EXIT_MWAIT_ARMED ,140, "MWAIT instruction when armed."),
269 EXIT_REASON(SVM_EXIT_NPF ,1024, "Nested paging fault."),
270 EXIT_REASON_NIL()
271};
272# undef EXIT_REASON
273# undef EXIT_REASON_NIL
274#endif /* VBOX_WITH_STATISTICS */
275
276#define HMVMX_REPORT_FEATURE(allowed1, disallowed0, featflag) \
277 do { \
278 if ((allowed1) & (featflag)) \
279 LogRel(("HM: " #featflag "\n")); \
280 else \
281 LogRel(("HM: " #featflag " *must* be cleared\n")); \
282 if ((disallowed0) & (featflag)) \
283 LogRel(("HM: " #featflag " *must* be set\n")); \
284 } while (0)
285
286#define HMVMX_REPORT_ALLOWED_FEATURE(allowed1, featflag) \
287 do { \
288 if ((allowed1) & (featflag)) \
289 LogRel(("HM: " #featflag "\n")); \
290 else \
291 LogRel(("HM: " #featflag " not supported\n")); \
292 } while (0)
293
294#define HMVMX_REPORT_CAPABILITY(msrcaps, cap) \
295 do { \
296 if ((msrcaps) & (cap)) \
297 LogRel(("HM: " #cap "\n")); \
298 } while (0)
299
300
301/*******************************************************************************
302* Internal Functions *
303*******************************************************************************/
304static DECLCALLBACK(int) hmR3Save(PVM pVM, PSSMHANDLE pSSM);
305static DECLCALLBACK(int) hmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
306static int hmR3InitCPU(PVM pVM);
307static int hmR3InitFinalizeR0(PVM pVM);
308static int hmR3InitFinalizeR0Intel(PVM pVM);
309static int hmR3InitFinalizeR0Amd(PVM pVM);
310static int hmR3TermCPU(PVM pVM);
311
312
313
314/**
315 * Initializes the HM.
316 *
317 * This reads the config and check whether VT-x or AMD-V hardware is available
318 * if configured to use it. This is one of the very first components to be
319 * initialized after CFGM, so that we can fall back to raw-mode early in the
320 * initialization process.
321 *
322 * Note that a lot of the set up work is done in ring-0 and thus postponed till
323 * the ring-3 and ring-0 callback to HMR3InitCompleted.
324 *
325 * @returns VBox status code.
326 * @param pVM Pointer to the VM.
327 *
328 * @remarks Be careful with what we call here, since most of the VMM components
329 * are uninitialized.
330 */
331VMMR3_INT_DECL(int) HMR3Init(PVM pVM)
332{
333 LogFlow(("HMR3Init\n"));
334
335 /*
336 * Assert alignment and sizes.
337 */
338 AssertCompileMemberAlignment(VM, hm.s, 32);
339 AssertCompile(sizeof(pVM->hm.s) <= sizeof(pVM->hm.padding));
340
341 /*
342 * Register the saved state data unit.
343 */
344 int rc = SSMR3RegisterInternal(pVM, "HWACCM", 0, HM_SSM_VERSION, sizeof(HM),
345 NULL, NULL, NULL,
346 NULL, hmR3Save, NULL,
347 NULL, hmR3Load, NULL);
348 if (RT_FAILURE(rc))
349 return rc;
350
351 /*
352 * Misc initialisation.
353 */
354 //pVM->hm.s.vmx.fSupported = false;
355 //pVM->hm.s.svm.fSupported = false;
356 //pVM->hm.s.vmx.fEnabled = false;
357 //pVM->hm.s.svm.fEnabled = false;
358 //pVM->hm.s.fNestedPaging = false;
359
360
361 /*
362 * Read configuration.
363 */
364 PCFGMNODE pCfgHM = CFGMR3GetChild(CFGMR3GetRoot(pVM), "HM/");
365
366 /** @cfgm{/HM/HMForced, bool, false}
367 * Forces hardware virtualization, no falling back on raw-mode. HM must be
368 * enabled, i.e. /HMEnabled must be true. */
369 bool fHMForced;
370#ifdef VBOX_WITH_RAW_MODE
371 rc = CFGMR3QueryBoolDef(pCfgHM, "HMForced", &fHMForced, false);
372 AssertRCReturn(rc, rc);
373 AssertLogRelMsgReturn(!fHMForced || pVM->fHMEnabled, ("Configuration error: HM forced but not enabled!\n"),
374 VERR_INVALID_PARAMETER);
375# if defined(RT_OS_DARWIN)
376 if (pVM->fHMEnabled)
377 fHMForced = true;
378# endif
379 AssertLogRelMsgReturn(pVM->cCpus == 1 || pVM->fHMEnabled, ("Configuration error: SMP requires HM to be enabled!\n"),
380 VERR_INVALID_PARAMETER);
381 if (pVM->cCpus > 1)
382 fHMForced = true;
383#else /* !VBOX_WITH_RAW_MODE */
384 AssertRelease(pVM->fHMEnabled);
385 fHMForced = true;
386#endif /* !VBOX_WITH_RAW_MODE */
387
388 /** @cfgm{/HM/EnableNestedPaging, bool, false}
389 * Enables nested paging (aka extended page tables). */
390 rc = CFGMR3QueryBoolDef(pCfgHM, "EnableNestedPaging", &pVM->hm.s.fAllowNestedPaging, false);
391 AssertRCReturn(rc, rc);
392
393 /** @cfgm{/HM/EnableUX, bool, true}
394 * Enables the VT-x unrestricted execution feature. */
395 rc = CFGMR3QueryBoolDef(pCfgHM, "EnableUX", &pVM->hm.s.vmx.fAllowUnrestricted, true);
396 AssertRCReturn(rc, rc);
397
398 /** @cfgm{/HM/EnableLargePages, bool, false}
399 * Enables using large pages (2 MB) for guest memory, thus saving on (nested)
400 * page table walking and maybe better TLB hit rate in some cases. */
401 rc = CFGMR3QueryBoolDef(pCfgHM, "EnableLargePages", &pVM->hm.s.fLargePages, false);
402 AssertRCReturn(rc, rc);
403
404 /** @cfgm{/HM/EnableVPID, bool, false}
405 * Enables the VT-x VPID feature. */
406 rc = CFGMR3QueryBoolDef(pCfgHM, "EnableVPID", &pVM->hm.s.vmx.fAllowVpid, false);
407 AssertRCReturn(rc, rc);
408
409 /** @cfgm{/HM/TPRPatchingEnabled, bool, false}
410 * Enables TPR patching for 32-bit windows guests with IO-APIC. */
411 rc = CFGMR3QueryBoolDef(pCfgHM, "TPRPatchingEnabled", &pVM->hm.s.fTRPPatchingAllowed, false);
412 AssertRCReturn(rc, rc);
413
414 /** @cfgm{/HM/64bitEnabled, bool, 32-bit:false, 64-bit:true}
415 * Enables AMD64 cpu features.
416 * On 32-bit hosts this isn't default and require host CPU support. 64-bit hosts
417 * already have the support. */
418#ifdef VBOX_ENABLE_64_BITS_GUESTS
419 rc = CFGMR3QueryBoolDef(pCfgHM, "64bitEnabled", &pVM->hm.s.fAllow64BitGuests, HC_ARCH_BITS == 64);
420 AssertLogRelRCReturn(rc, rc);
421#else
422 pVM->hm.s.fAllow64BitGuests = false;
423#endif
424
425 /** @cfgm{/HM/Exclusive, bool}
426 * Determines the init method for AMD-V and VT-x. If set to true, HM will do a
427 * global init for each host CPU. If false, we do local init each time we wish
428 * to execute guest code.
429 *
430 * Default is false for Mac OS X and Windows due to the higher risk of conflicts
431 * with other hypervisors.
432 */
433 rc = CFGMR3QueryBoolDef(pCfgHM, "Exclusive", &pVM->hm.s.fGlobalInit,
434#if defined(RT_OS_DARWIN) || defined(RT_OS_WINDOWS)
435 false
436#else
437 true
438#endif
439 );
440 AssertLogRelRCReturn(rc, rc);
441
442 /** @cfgm{/HM/MaxResumeLoops, uint32_t}
443 * The number of times to resume guest execution before we forcibly return to
444 * ring-3. The return value of RTThreadPreemptIsPendingTrusty in ring-0
445 * determines the default value. */
446 rc = CFGMR3QueryU32Def(pCfgHM, "MaxResumeLoops", &pVM->hm.s.cMaxResumeLoops, 0 /* set by R0 later */);
447 AssertLogRelRCReturn(rc, rc);
448
449 /*
450 * Check if VT-x or AMD-v support according to the users wishes.
451 */
452 /** @todo SUPR3QueryVTCaps won't catch VERR_VMX_IN_VMX_ROOT_MODE or
453 * VERR_SVM_IN_USE. */
454 if (pVM->fHMEnabled)
455 {
456 uint32_t fCaps;
457 rc = SUPR3QueryVTCaps(&fCaps);
458 if (RT_SUCCESS(rc))
459 {
460 if (fCaps & SUPVTCAPS_AMD_V)
461 LogRel(("HMR3Init: AMD-V%s\n", fCaps & SUPVTCAPS_NESTED_PAGING ? " w/ nested paging" : ""));
462 else if (fCaps & SUPVTCAPS_VT_X)
463 {
464 rc = SUPR3QueryVTxSupported();
465 if (RT_SUCCESS(rc))
466 LogRel(("HMR3Init: VT-x%s\n", fCaps & SUPVTCAPS_NESTED_PAGING ? " w/ nested paging" : ""));
467 else
468 {
469#ifdef RT_OS_LINUX
470 const char *pszMinReq = " Linux 2.6.13 or newer required!";
471#else
472 const char *pszMinReq = "";
473#endif
474 if (fHMForced)
475 return VMSetError(pVM, rc, RT_SRC_POS, "The host kernel does not support VT-x.%s\n", pszMinReq);
476
477 /* Fall back to raw-mode. */
478 LogRel(("HMR3Init: Falling back to raw-mode: The host kernel does not support VT-x.%s\n", pszMinReq));
479 pVM->fHMEnabled = false;
480 }
481 }
482 else
483 AssertLogRelMsgFailedReturn(("SUPR3QueryVTCaps didn't return either AMD-V or VT-x flag set (%#x)!\n", fCaps),
484 VERR_INTERNAL_ERROR_5);
485
486 /*
487 * Do we require a little bit or raw-mode for 64-bit guest execution?
488 */
489 pVM->fHMNeedRawModeCtx = HC_ARCH_BITS == 32
490 && pVM->fHMEnabled
491 && pVM->hm.s.fAllow64BitGuests;
492 }
493 else
494 {
495 const char *pszMsg;
496 switch (rc)
497 {
498 case VERR_UNSUPPORTED_CPU:
499 pszMsg = "Unknown CPU, VT-x or AMD-v features cannot be ascertained.";
500 break;
501
502 case VERR_VMX_NO_VMX:
503 pszMsg = "VT-x is not available.";
504 break;
505
506 case VERR_VMX_MSR_VMXON_DISABLED:
507 pszMsg = "VT-x is disabled in the BIOS.";
508 break;
509
510 case VERR_VMX_MSR_SMX_VMXON_DISABLED:
511 pszMsg = "VT-x is disabled in the BIOS for Safer-Mode/Trusted Extensions.";
512 break;
513
514 case VERR_VMX_MSR_LOCKING_FAILED:
515 pszMsg = "Failed to enable and lock VT-x features.";
516 break;
517
518 case VERR_SVM_NO_SVM:
519 pszMsg = "AMD-V is not available.";
520 break;
521
522 case VERR_SVM_DISABLED:
523 pszMsg = "AMD-V is disabled in the BIOS (or by the host OS).";
524 break;
525
526 default:
527 pszMsg = NULL;
528 break;
529 }
530 if (fHMForced && pszMsg)
531 return VM_SET_ERROR(pVM, rc, pszMsg);
532 if (!pszMsg)
533 return VMSetError(pVM, rc, RT_SRC_POS, "SUPR3QueryVTCaps failed with %Rrc", rc);
534
535 /* Fall back to raw-mode. */
536 LogRel(("HMR3Init: Falling back to raw-mode: %s\n", pszMsg));
537 pVM->fHMEnabled = false;
538 }
539 }
540
541 /* It's now OK to use the predicate function. */
542 pVM->fHMEnabledFixed = true;
543 return VINF_SUCCESS;
544}
545
546
547/**
548 * Initializes the per-VCPU HM.
549 *
550 * @returns VBox status code.
551 * @param pVM Pointer to the VM.
552 */
553static int hmR3InitCPU(PVM pVM)
554{
555 LogFlow(("HMR3InitCPU\n"));
556
557 if (!HMIsEnabled(pVM))
558 return VINF_SUCCESS;
559
560 for (VMCPUID i = 0; i < pVM->cCpus; i++)
561 {
562 PVMCPU pVCpu = &pVM->aCpus[i];
563 pVCpu->hm.s.fActive = false;
564 }
565
566#ifdef VBOX_WITH_STATISTICS
567 STAM_REG(pVM, &pVM->hm.s.StatTprPatchSuccess, STAMTYPE_COUNTER, "/HM/TPR/Patch/Success", STAMUNIT_OCCURENCES, "Number of times an instruction was successfully patched.");
568 STAM_REG(pVM, &pVM->hm.s.StatTprPatchFailure, STAMTYPE_COUNTER, "/HM/TPR/Patch/Failed", STAMUNIT_OCCURENCES, "Number of unsuccessful patch attempts.");
569 STAM_REG(pVM, &pVM->hm.s.StatTprReplaceSuccess, STAMTYPE_COUNTER, "/HM/TPR/Replace/Success",STAMUNIT_OCCURENCES, "Number of times an instruction was successfully patched.");
570 STAM_REG(pVM, &pVM->hm.s.StatTprReplaceFailure, STAMTYPE_COUNTER, "/HM/TPR/Replace/Failed", STAMUNIT_OCCURENCES, "Number of unsuccessful patch attempts.");
571#endif
572
573 /*
574 * Statistics.
575 */
576 for (VMCPUID i = 0; i < pVM->cCpus; i++)
577 {
578 PVMCPU pVCpu = &pVM->aCpus[i];
579 int rc;
580
581#ifdef VBOX_WITH_STATISTICS
582 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatPoke, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
583 "Profiling of RTMpPokeCpu",
584 "/PROF/CPU%d/HM/Poke", i);
585 AssertRC(rc);
586 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatSpinPoke, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
587 "Profiling of poke wait",
588 "/PROF/CPU%d/HM/PokeWait", i);
589 AssertRC(rc);
590 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatSpinPokeFailed, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
591 "Profiling of poke wait when RTMpPokeCpu fails",
592 "/PROF/CPU%d/HM/PokeWaitFailed", i);
593 AssertRC(rc);
594 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatEntry, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
595 "Profiling of VMXR0RunGuestCode entry",
596 "/PROF/CPU%d/HM/StatEntry", i);
597 AssertRC(rc);
598 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit1, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
599 "Profiling of VMXR0RunGuestCode exit part 1",
600 "/PROF/CPU%d/HM/SwitchFromGC_1", i);
601 AssertRC(rc);
602 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExit2, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
603 "Profiling of VMXR0RunGuestCode exit part 2",
604 "/PROF/CPU%d/HM/SwitchFromGC_2", i);
605 AssertRC(rc);
606
607 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitIO, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
608 "I/O",
609 "/PROF/CPU%d/HM/SwitchFromGC_2/IO", i);
610 AssertRC(rc);
611 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitMovCRx, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
612 "MOV CRx",
613 "/PROF/CPU%d/HM/SwitchFromGC_2/MovCRx", i);
614 AssertRC(rc);
615 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitXcptNmi, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
616 "Exceptions, NMIs",
617 "/PROF/CPU%d/HM/SwitchFromGC_2/XcptNmi", i);
618 AssertRC(rc);
619
620 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatLoadGuestState, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
621 "Profiling of VMXR0LoadGuestState",
622 "/PROF/CPU%d/HM/StatLoadGuestState", i);
623 AssertRC(rc);
624 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatInGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL,
625 "Profiling of VMLAUNCH/VMRESUME.",
626 "/PROF/CPU%d/HM/InGC", i);
627 AssertRC(rc);
628
629# if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
630 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatWorldSwitch3264, STAMTYPE_PROFILE, STAMVISIBILITY_USED,
631 STAMUNIT_TICKS_PER_CALL, "Profiling of the 32/64 switcher.",
632 "/PROF/CPU%d/HM/Switcher3264", i);
633 AssertRC(rc);
634# endif
635
636# ifdef HM_PROFILE_EXIT_DISPATCH
637 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitDispatch, STAMTYPE_PROFILE_ADV, STAMVISIBILITY_USED,
638 STAMUNIT_TICKS_PER_CALL, "Profiling the dispatching of exit handlers.",
639 "/PROF/CPU%d/HM/ExitDispatch", i);
640 AssertRC(rc);
641# endif
642
643#endif
644# define HM_REG_COUNTER(a, b, desc) \
645 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, desc, b, i); \
646 AssertRC(rc);
647
648#ifdef VBOX_WITH_STATISTICS
649 HM_REG_COUNTER(&pVCpu->hm.s.StatExitAll, "/HM/CPU%d/Exit/All", "Exits (total).");
650 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowNM, "/HM/CPU%d/Exit/Trap/Shw/#NM", "Shadow #NM (device not available, no math co-processor) exception.");
651 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestNM, "/HM/CPU%d/Exit/Trap/Gst/#NM", "Guest #NM (device not available, no math co-processor) exception.");
652 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowPF, "/HM/CPU%d/Exit/Trap/Shw/#PF", "Shadow #PF (page fault) exception.");
653 HM_REG_COUNTER(&pVCpu->hm.s.StatExitShadowPFEM, "/HM/CPU%d/Exit/Trap/Shw/#PF-EM", "#PF (page fault) exception going back to ring-3 for emulating the instruction.");
654 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestPF, "/HM/CPU%d/Exit/Trap/Gst/#PF", "Guest #PF (page fault) exception.");
655 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestUD, "/HM/CPU%d/Exit/Trap/Gst/#UD", "Guest #UD (undefined opcode) exception.");
656 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestSS, "/HM/CPU%d/Exit/Trap/Gst/#SS", "Guest #SS (stack-segment fault) exception.");
657 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestNP, "/HM/CPU%d/Exit/Trap/Gst/#NP", "Guest #NP (segment not present) exception.");
658 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestGP, "/HM/CPU%d/Exit/Trap/Gst/#GP", "Guest #GP (general protection) execption.");
659 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestMF, "/HM/CPU%d/Exit/Trap/Gst/#MF", "Guest #MF (x87 FPU error, math fault) exception.");
660 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestDE, "/HM/CPU%d/Exit/Trap/Gst/#DE", "Guest #DE (divide error) exception.");
661 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestDB, "/HM/CPU%d/Exit/Trap/Gst/#DB", "Guest #DB (debug) exception.");
662 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestBP, "/HM/CPU%d/Exit/Trap/Gst/#BP", "Guest #BP (breakpoint) exception.");
663 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestXF, "/HM/CPU%d/Exit/Trap/Gst/#XF", "Guest #XF (extended math fault, SIMD FPU) exception.");
664 HM_REG_COUNTER(&pVCpu->hm.s.StatExitGuestXcpUnk, "/HM/CPU%d/Exit/Trap/Gst/Other", "Other guest exceptions.");
665 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvlpg, "/HM/CPU%d/Exit/Instr/Invlpg", "Guest attempted to execute INVLPG.");
666 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvd, "/HM/CPU%d/Exit/Instr/Invd", "Guest attempted to execute INVD.");
667 HM_REG_COUNTER(&pVCpu->hm.s.StatExitWbinvd, "/HM/CPU%d/Exit/Instr/Wbinvd", "Guest attempted to execute WBINVD.");
668 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPause, "/HM/CPU%d/Exit/Instr/Pause", "Guest attempted to execute PAUSE.");
669 HM_REG_COUNTER(&pVCpu->hm.s.StatExitCpuid, "/HM/CPU%d/Exit/Instr/Cpuid", "Guest attempted to execute CPUID.");
670 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdtsc, "/HM/CPU%d/Exit/Instr/Rdtsc", "Guest attempted to execute RDTSC.");
671 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdtscp, "/HM/CPU%d/Exit/Instr/Rdtscp", "Guest attempted to execute RDTSCP.");
672 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdpmc, "/HM/CPU%d/Exit/Instr/Rdpmc", "Guest attempted to execute RDPMC.");
673 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdrand, "/HM/CPU%d/Exit/Instr/Rdrand", "Guest attempted to execute RDRAND.");
674 HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdmsr, "/HM/CPU%d/Exit/Instr/Rdmsr", "Guest attempted to execute RDMSR.");
675 HM_REG_COUNTER(&pVCpu->hm.s.StatExitWrmsr, "/HM/CPU%d/Exit/Instr/Wrmsr", "Guest attempted to execute WRMSR.");
676 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMwait, "/HM/CPU%d/Exit/Instr/Mwait", "Guest attempted to execute MWAIT.");
677 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMonitor, "/HM/CPU%d/Exit/Instr/Monitor", "Guest attempted to execute MONITOR.");
678 HM_REG_COUNTER(&pVCpu->hm.s.StatExitDRxWrite, "/HM/CPU%d/Exit/Instr/DR/Write", "Guest attempted to write a debug register.");
679 HM_REG_COUNTER(&pVCpu->hm.s.StatExitDRxRead, "/HM/CPU%d/Exit/Instr/DR/Read", "Guest attempted to read a debug register.");
680 HM_REG_COUNTER(&pVCpu->hm.s.StatExitClts, "/HM/CPU%d/Exit/Instr/CLTS", "Guest attempted to execute CLTS.");
681 HM_REG_COUNTER(&pVCpu->hm.s.StatExitLmsw, "/HM/CPU%d/Exit/Instr/LMSW", "Guest attempted to execute LMSW.");
682 HM_REG_COUNTER(&pVCpu->hm.s.StatExitCli, "/HM/CPU%d/Exit/Instr/Cli", "Guest attempted to execute CLI.");
683 HM_REG_COUNTER(&pVCpu->hm.s.StatExitSti, "/HM/CPU%d/Exit/Instr/Sti", "Guest attempted to execute STI.");
684 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPushf, "/HM/CPU%d/Exit/Instr/Pushf", "Guest attempted to execute PUSHF.");
685 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPopf, "/HM/CPU%d/Exit/Instr/Popf", "Guest attempted to execute POPF.");
686 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIret, "/HM/CPU%d/Exit/Instr/Iret", "Guest attempted to execute IRET.");
687 HM_REG_COUNTER(&pVCpu->hm.s.StatExitInt, "/HM/CPU%d/Exit/Instr/Int", "Guest attempted to execute INT.");
688 HM_REG_COUNTER(&pVCpu->hm.s.StatExitHlt, "/HM/CPU%d/Exit/Instr/Hlt", "Guest attempted to execute HLT.");
689 HM_REG_COUNTER(&pVCpu->hm.s.StatExitXdtrAccess, "/HM/CPU%d/Exit/Instr/XdtrAccess", "Guest attempted to access descriptor table register (GDTR, IDTR, LDTR).");
690 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOWrite, "/HM/CPU%d/Exit/IO/Write", "I/O write.");
691 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIORead, "/HM/CPU%d/Exit/IO/Read", "I/O read.");
692 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOStringWrite, "/HM/CPU%d/Exit/IO/WriteString", "String I/O write.");
693 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIOStringRead, "/HM/CPU%d/Exit/IO/ReadString", "String I/O read.");
694 HM_REG_COUNTER(&pVCpu->hm.s.StatExitIntWindow, "/HM/CPU%d/Exit/IntWindow", "Interrupt-window exit. Guest is ready to receive interrupts again.");
695 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMaxResume, "/HM/CPU%d/Exit/MaxResume", "Maximum VMRESUME inner-loop counter reached.");
696 HM_REG_COUNTER(&pVCpu->hm.s.StatExitExtInt, "/HM/CPU%d/Exit/ExtInt", "Host interrupt received.");
697#endif
698 HM_REG_COUNTER(&pVCpu->hm.s.StatExitHostNmiInGC, "/HM/CPU%d/Exit/HostNmiInGC", "Host NMI received while in guest context.");
699#ifdef VBOX_WITH_STATISTICS
700 HM_REG_COUNTER(&pVCpu->hm.s.StatExitPreemptTimer, "/HM/CPU%d/Exit/PreemptTimer", "VMX-preemption timer expired.");
701 HM_REG_COUNTER(&pVCpu->hm.s.StatExitTprBelowThreshold, "/HM/CPU%d/Exit/TprBelowThreshold", "TPR lowered below threshold by the guest.");
702 HM_REG_COUNTER(&pVCpu->hm.s.StatExitTaskSwitch, "/HM/CPU%d/Exit/TaskSwitch", "Guest attempted a task switch.");
703 HM_REG_COUNTER(&pVCpu->hm.s.StatExitMtf, "/HM/CPU%d/Exit/MonitorTrapFlag", "Monitor Trap Flag.");
704 HM_REG_COUNTER(&pVCpu->hm.s.StatExitApicAccess, "/HM/CPU%d/Exit/ApicAccess", "APIC access. Guest attempted to access memory at a physical address on the APIC-access page.");
705
706 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchGuestIrq, "/HM/CPU%d/Switch/IrqPending", "PDMGetInterrupt() cleared behind our back!?!.");
707 HM_REG_COUNTER(&pVCpu->hm.s.StatPendingHostIrq, "/HM/CPU%d/Switch/PendingHostIrq", "Exit to ring-3 due to pending host interrupt before executing guest code.");
708 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchHmToR3FF, "/HM/CPU%d/Switch/HmToR3FF", "Exit to ring-3 due to pending timers, EMT rendezvous, critical section etc.");
709 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchExitToR3, "/HM/CPU%d/Switch/ExitToR3", "Exit to ring-3 (total).");
710 HM_REG_COUNTER(&pVCpu->hm.s.StatSwitchLongJmpToR3, "/HM/CPU%d/Switch/LongJmpToR3", "Longjump to ring-3.");
711
712 HM_REG_COUNTER(&pVCpu->hm.s.StatInjectInterrupt, "/HM/CPU%d/EventInject/Interrupt", "Injected an external interrupt into the guest.");
713 HM_REG_COUNTER(&pVCpu->hm.s.StatInjectXcpt, "/HM/CPU%d/EventInject/Trap", "Injected an exception into the guest.");
714 HM_REG_COUNTER(&pVCpu->hm.s.StatInjectPendingReflect, "/HM/CPU%d/EventInject/PendingReflect", "Reflecting an exception back to the guest.");
715
716 HM_REG_COUNTER(&pVCpu->hm.s.StatPreemptPreempting, "/HM/CPU%d/Preempt/Preempting", "EMT has been preempted while in HM context.");
717 HM_REG_COUNTER(&pVCpu->hm.s.StatPreemptSaveHostState, "/HM/CPU%d/Preempt/SaveHostState", "Preemption caused us to resave host state.");
718
719 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPage, "/HM/CPU%d/Flush/Page", "Invalidating a guest page on all guest CPUs.");
720 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPageManual, "/HM/CPU%d/Flush/Page/Virt", "Invalidating a guest page using guest-virtual address.");
721 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushPhysPageManual, "/HM/CPU%d/Flush/Page/Phys", "Invalidating a guest page using guest-physical address.");
722 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlb, "/HM/CPU%d/Flush/TLB", "Forcing a full guest-TLB flush (ring-0).");
723 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbManual, "/HM/CPU%d/Flush/TLB/Manual", "Request a full guest-TLB flush.");
724 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbWorldSwitch, "/HM/CPU%d/Flush/TLB/CpuSwitch", "Forcing a full guest-TLB flush due to host-CPU reschedule or ASID-limit hit by another guest-VCPU.");
725 HM_REG_COUNTER(&pVCpu->hm.s.StatNoFlushTlbWorldSwitch, "/HM/CPU%d/Flush/TLB/Skipped", "No TLB flushing required.");
726 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushEntire, "/HM/CPU%d/Flush/TLB/Entire", "Flush the entire TLB (host + guest).");
727 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushAsid, "/HM/CPU%d/Flush/TLB/ASID", "Flushed guest-TLB entries for the current VPID.");
728 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushNestedPaging, "/HM/CPU%d/Flush/TLB/NestedPaging", "Flushed guest-TLB entries for the current EPT.");
729 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbInvlpgVirt, "/HM/CPU%d/Flush/TLB/InvlpgVirt", "Invalidated a guest-TLB entry for a guest-virtual address.");
730 HM_REG_COUNTER(&pVCpu->hm.s.StatFlushTlbInvlpgPhys, "/HM/CPU%d/Flush/TLB/InvlpgPhys", "Currently not possible, flushes entire guest-TLB.");
731 HM_REG_COUNTER(&pVCpu->hm.s.StatTlbShootdown, "/HM/CPU%d/Flush/Shootdown/Page", "Inter-VCPU request to flush queued guest page.");
732 HM_REG_COUNTER(&pVCpu->hm.s.StatTlbShootdownFlush, "/HM/CPU%d/Flush/Shootdown/TLB", "Inter-VCPU request to flush entire guest-TLB.");
733
734 HM_REG_COUNTER(&pVCpu->hm.s.StatTscOffset, "/HM/CPU%d/TSC/Offset", "TSC offsetting is in effect.");
735 HM_REG_COUNTER(&pVCpu->hm.s.StatTscIntercept, "/HM/CPU%d/TSC/Intercept", "Guest is in catchup mode, intercept TSC accesses.");
736 HM_REG_COUNTER(&pVCpu->hm.s.StatTscInterceptOverFlow, "/HM/CPU%d/TSC/InterceptOverflow", "TSC offset overflow, fallback to intercept TSC accesses.");
737
738 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxArmed, "/HM/CPU%d/Debug/Armed", "Loaded guest-debug state while loading guest-state.");
739 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxContextSwitch, "/HM/CPU%d/Debug/ContextSwitch", "Loaded guest-debug state on MOV DRx.");
740 HM_REG_COUNTER(&pVCpu->hm.s.StatDRxIoCheck, "/HM/CPU%d/Debug/IOCheck", "Checking for I/O breakpoint.");
741
742 HM_REG_COUNTER(&pVCpu->hm.s.StatLoadMinimal, "/HM/CPU%d/Load/Minimal", "VM-entry loading minimal guest-state.");
743 HM_REG_COUNTER(&pVCpu->hm.s.StatLoadFull, "/HM/CPU%d/Load/Full", "VM-entry loading the full guest-state.");
744
745 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadRmSelBase, "/HM/CPU%d/VMXCheck/RMSelBase", "Could not use VMX due to unsuitable real-mode selector base.");
746 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadRmSelLimit, "/HM/CPU%d/VMXCheck/RMSelLimit", "Could not use VMX due to unsuitable real-mode selector limit.");
747 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckRmOk, "/HM/CPU%d/VMXCheck/VMX_RM", "VMX execution in real (V86) mode OK.");
748 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadSel, "/HM/CPU%d/VMXCheck/Selector", "Could not use VMX due to unsuitable selector.");
749 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadRpl, "/HM/CPU%d/VMXCheck/RPL", "Could not use VMX due to unsuitable RPL.");
750 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadLdt, "/HM/CPU%d/VMXCheck/LDT", "Could not use VMX due to unsuitable LDT.");
751 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckBadTr, "/HM/CPU%d/VMXCheck/TR", "Could not use VMX due to unsuitable TR.");
752 HM_REG_COUNTER(&pVCpu->hm.s.StatVmxCheckPmOk, "/HM/CPU%d/VMXCheck/VMX_PM", "VMX execution in protected mode OK.");
753
754#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
755 HM_REG_COUNTER(&pVCpu->hm.s.StatFpu64SwitchBack, "/HM/CPU%d/Switch64/Fpu", "Saving guest FPU/XMM state.");
756 HM_REG_COUNTER(&pVCpu->hm.s.StatDebug64SwitchBack, "/HM/CPU%d/Switch64/Debug", "Saving guest debug state.");
757#endif
758
759 for (unsigned j = 0; j < RT_ELEMENTS(pVCpu->hm.s.StatExitCRxWrite); j++)
760 {
761 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitCRxWrite[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
762 STAMUNIT_OCCURENCES, "Profiling of CRx writes",
763 "/HM/CPU%d/Exit/Instr/CR/Write/%x", i, j);
764 AssertRC(rc);
765 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitCRxRead[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
766 STAMUNIT_OCCURENCES, "Profiling of CRx reads",
767 "/HM/CPU%d/Exit/Instr/CR/Read/%x", i, j);
768 AssertRC(rc);
769 }
770
771#undef HM_REG_COUNTER
772
773 pVCpu->hm.s.paStatExitReason = NULL;
774
775 rc = MMHyperAlloc(pVM, MAX_EXITREASON_STAT*sizeof(*pVCpu->hm.s.paStatExitReason), 0, MM_TAG_HM,
776 (void **)&pVCpu->hm.s.paStatExitReason);
777 AssertRC(rc);
778 if (RT_SUCCESS(rc))
779 {
780 const char * const *papszDesc = ASMIsIntelCpu() ? &g_apszVTxExitReasons[0] : &g_apszAmdVExitReasons[0];
781 for (int j = 0; j < MAX_EXITREASON_STAT; j++)
782 {
783 if (papszDesc[j])
784 {
785 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.paStatExitReason[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED,
786 STAMUNIT_OCCURENCES, papszDesc[j], "/HM/CPU%d/Exit/Reason/%02x", i, j);
787 AssertRC(rc);
788 }
789 }
790 rc = STAMR3RegisterF(pVM, &pVCpu->hm.s.StatExitReasonNpf, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
791 "Nested page fault", "/HM/CPU%d/Exit/Reason/#NPF", i);
792 AssertRC(rc);
793 }
794 pVCpu->hm.s.paStatExitReasonR0 = MMHyperR3ToR0(pVM, pVCpu->hm.s.paStatExitReason);
795# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
796 Assert(pVCpu->hm.s.paStatExitReasonR0 != NIL_RTR0PTR || !HMIsEnabled(pVM));
797# else
798 Assert(pVCpu->hm.s.paStatExitReasonR0 != NIL_RTR0PTR);
799# endif
800
801 rc = MMHyperAlloc(pVM, sizeof(STAMCOUNTER) * 256, 8, MM_TAG_HM, (void **)&pVCpu->hm.s.paStatInjectedIrqs);
802 AssertRCReturn(rc, rc);
803 pVCpu->hm.s.paStatInjectedIrqsR0 = MMHyperR3ToR0(pVM, pVCpu->hm.s.paStatInjectedIrqs);
804# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
805 Assert(pVCpu->hm.s.paStatInjectedIrqsR0 != NIL_RTR0PTR || !HMIsEnabled(pVM));
806# else
807 Assert(pVCpu->hm.s.paStatInjectedIrqsR0 != NIL_RTR0PTR);
808# endif
809 for (unsigned j = 0; j < 255; j++)
810 {
811 STAMR3RegisterF(pVM, &pVCpu->hm.s.paStatInjectedIrqs[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
812 "Injected event.",
813 (j < 0x20) ? "/HM/CPU%d/EventInject/Event/Trap/%02X" : "/HM/CPU%d/EventInject/Event/IRQ/%02X", i, j);
814 }
815
816#endif /* VBOX_WITH_STATISTICS */
817 }
818
819#ifdef VBOX_WITH_CRASHDUMP_MAGIC
820 /*
821 * Magic marker for searching in crash dumps.
822 */
823 for (VMCPUID i = 0; i < pVM->cCpus; i++)
824 {
825 PVMCPU pVCpu = &pVM->aCpus[i];
826
827 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
828 strcpy((char *)pCache->aMagic, "VMCSCACHE Magic");
829 pCache->uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
830 }
831#endif
832
833 return VINF_SUCCESS;
834}
835
836
837/**
838 * Called when a init phase has completed.
839 *
840 * @returns VBox status code.
841 * @param pVM The VM.
842 * @param enmWhat The phase that completed.
843 */
844VMMR3_INT_DECL(int) HMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
845{
846 switch (enmWhat)
847 {
848 case VMINITCOMPLETED_RING3:
849 return hmR3InitCPU(pVM);
850 case VMINITCOMPLETED_RING0:
851 return hmR3InitFinalizeR0(pVM);
852 default:
853 return VINF_SUCCESS;
854 }
855}
856
857
858/**
859 * Turns off normal raw mode features.
860 *
861 * @param pVM Pointer to the VM.
862 */
863static void hmR3DisableRawMode(PVM pVM)
864{
865 /* Reinit the paging mode to force the new shadow mode. */
866 for (VMCPUID i = 0; i < pVM->cCpus; i++)
867 {
868 PVMCPU pVCpu = &pVM->aCpus[i];
869
870 PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
871 }
872}
873
874
875/**
876 * Initialize VT-x or AMD-V.
877 *
878 * @returns VBox status code.
879 * @param pVM Pointer to the VM.
880 */
881static int hmR3InitFinalizeR0(PVM pVM)
882{
883 int rc;
884
885 if (!HMIsEnabled(pVM))
886 return VINF_SUCCESS;
887
888 /*
889 * Hack to allow users to work around broken BIOSes that incorrectly set
890 * EFER.SVME, which makes us believe somebody else is already using AMD-V.
891 */
892 if ( !pVM->hm.s.vmx.fSupported
893 && !pVM->hm.s.svm.fSupported
894 && pVM->hm.s.lLastError == VERR_SVM_IN_USE /* implies functional AMD-V */
895 && RTEnvExist("VBOX_HWVIRTEX_IGNORE_SVM_IN_USE"))
896 {
897 LogRel(("HM: VBOX_HWVIRTEX_IGNORE_SVM_IN_USE active!\n"));
898 pVM->hm.s.svm.fSupported = true;
899 pVM->hm.s.svm.fIgnoreInUseError = true;
900 pVM->hm.s.lLastError = VINF_SUCCESS;
901 }
902
903 /*
904 * Report ring-0 init errors.
905 */
906 if ( !pVM->hm.s.vmx.fSupported
907 && !pVM->hm.s.svm.fSupported)
908 {
909 LogRel(("HM: Failed to initialize VT-x / AMD-V: %Rrc\n", pVM->hm.s.lLastError));
910 LogRel(("HM: VMX MSR_IA32_FEATURE_CONTROL=%RX64\n", pVM->hm.s.vmx.Msrs.u64FeatureCtrl));
911 switch (pVM->hm.s.lLastError)
912 {
913 case VERR_VMX_IN_VMX_ROOT_MODE:
914 return VM_SET_ERROR(pVM, VERR_VMX_IN_VMX_ROOT_MODE, "VT-x is being used by another hypervisor.");
915 case VERR_VMX_NO_VMX:
916 return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "VT-x is not available.");
917 case VERR_VMX_MSR_VMXON_DISABLED:
918 return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "VT-x is disabled in the BIOS.");
919 case VERR_VMX_MSR_SMX_VMXON_DISABLED:
920 return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "VT-x is disabled in the BIOS for Safer-Mode/Trusted Extensions.");
921 case VERR_VMX_MSR_LOCKING_FAILED:
922 return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "Failed to enable and lock VT-x features.");
923
924 case VERR_SVM_IN_USE:
925 return VM_SET_ERROR(pVM, VERR_SVM_IN_USE, "AMD-V is being used by another hypervisor.");
926 case VERR_SVM_NO_SVM:
927 return VM_SET_ERROR(pVM, VERR_SVM_NO_SVM, "AMD-V is not available.");
928 case VERR_SVM_DISABLED:
929 return VM_SET_ERROR(pVM, VERR_SVM_DISABLED, "AMD-V is disabled in the BIOS.");
930 }
931 return VMSetError(pVM, pVM->hm.s.lLastError, RT_SRC_POS, "HM ring-0 init failed: %Rrc", pVM->hm.s.lLastError);
932 }
933
934 /*
935 * Enable VT-x or AMD-V on all host CPUs.
936 */
937 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_ENABLE, 0, NULL);
938 if (RT_FAILURE(rc))
939 {
940 LogRel(("HMR3InitFinalize: SUPR3CallVMMR0Ex VMMR0_DO_HM_ENABLE failed with %Rrc\n", rc));
941 return rc;
942 }
943
944 /*
945 * No TPR patching is required when the IO-APIC is not enabled for this VM.
946 * (Main should have taken care of this already)
947 */
948 pVM->hm.s.fHasIoApic = PDMHasIoApic(pVM);
949 if (!pVM->hm.s.fHasIoApic)
950 {
951 Assert(!pVM->hm.s.fTRPPatchingAllowed); /* paranoia */
952 pVM->hm.s.fTRPPatchingAllowed = false;
953 }
954
955 /*
956 * Do the vendor specific initalization .
957 * .
958 * Note! We disable release log buffering here since we're doing relatively .
959 * lot of logging and doesn't want to hit the disk with each LogRel .
960 * statement.
961 */
962 AssertLogRelReturn(!pVM->hm.s.fInitialized, VERR_HM_IPE_5);
963 bool fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
964 if (pVM->hm.s.vmx.fSupported)
965 rc = hmR3InitFinalizeR0Intel(pVM);
966 else
967 rc = hmR3InitFinalizeR0Amd(pVM);
968 LogRel(("HM: VT-x/AMD-V init method: %s\n", (pVM->hm.s.fGlobalInit) ? "GLOBAL" : "LOCAL"));
969 RTLogRelSetBuffering(fOldBuffered);
970 pVM->hm.s.fInitialized = true;
971
972 return rc;
973}
974
975
976/**
977 * Finish VT-x initialization (after ring-0 init).
978 *
979 * @returns VBox status code.
980 * @param pVM The cross context VM structure.
981 */
982static int hmR3InitFinalizeR0Intel(PVM pVM)
983{
984 int rc;
985
986 Log(("pVM->hm.s.vmx.fSupported = %d\n", pVM->hm.s.vmx.fSupported));
987 AssertLogRelReturn(pVM->hm.s.vmx.Msrs.u64FeatureCtrl != 0, VERR_HM_IPE_4);
988
989 uint64_t val;
990 uint64_t zap;
991 RTGCPHYS GCPhys = 0;
992
993 LogRel(("HM: Using VT-x implementation 2.0!\n"));
994 LogRel(("HM: Host CR4 = %#RX64\n", pVM->hm.s.vmx.u64HostCr4));
995 LogRel(("HM: Host EFER = %#RX64\n", pVM->hm.s.vmx.u64HostEfer));
996 LogRel(("HM: MSR_IA32_FEATURE_CONTROL = %#RX64\n", pVM->hm.s.vmx.Msrs.u64FeatureCtrl));
997 LogRel(("HM: MSR_IA32_VMX_BASIC_INFO = %#RX64\n", pVM->hm.s.vmx.Msrs.u64BasicInfo));
998 LogRel(("HM: VMCS id = %#x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_ID(pVM->hm.s.vmx.Msrs.u64BasicInfo)));
999 LogRel(("HM: VMCS size = %u\n", MSR_IA32_VMX_BASIC_INFO_VMCS_SIZE(pVM->hm.s.vmx.Msrs.u64BasicInfo)));
1000 LogRel(("HM: VMCS physical address limit = %s\n", MSR_IA32_VMX_BASIC_INFO_VMCS_PHYS_WIDTH(pVM->hm.s.vmx.Msrs.u64BasicInfo) ? "< 4 GB" : "None"));
1001 LogRel(("HM: VMCS memory type = %#x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_MEM_TYPE(pVM->hm.s.vmx.Msrs.u64BasicInfo)));
1002 LogRel(("HM: Dual-monitor treatment support = %RTbool\n", RT_BOOL(MSR_IA32_VMX_BASIC_INFO_VMCS_DUAL_MON(pVM->hm.s.vmx.Msrs.u64BasicInfo))));
1003 LogRel(("HM: OUTS & INS instruction-info = %RTbool\n", RT_BOOL(MSR_IA32_VMX_BASIC_INFO_VMCS_INS_OUTS(pVM->hm.s.vmx.Msrs.u64BasicInfo))));
1004 LogRel(("HM: Max resume loops = %u\n", pVM->hm.s.cMaxResumeLoops));
1005
1006 LogRel(("HM: MSR_IA32_VMX_PINBASED_CTLS = %#RX64\n", pVM->hm.s.vmx.Msrs.VmxPinCtls.u));
1007 val = pVM->hm.s.vmx.Msrs.VmxPinCtls.n.allowed1;
1008 zap = pVM->hm.s.vmx.Msrs.VmxPinCtls.n.disallowed0;
1009 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PIN_EXEC_EXT_INT_EXIT);
1010 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PIN_EXEC_NMI_EXIT);
1011 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PIN_EXEC_VIRTUAL_NMI);
1012 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PIN_EXEC_PREEMPT_TIMER);
1013
1014 LogRel(("HM: MSR_IA32_VMX_PROCBASED_CTLS = %#RX64\n", pVM->hm.s.vmx.Msrs.VmxProcCtls.u));
1015 val = pVM->hm.s.vmx.Msrs.VmxProcCtls.n.allowed1;
1016 zap = pVM->hm.s.vmx.Msrs.VmxProcCtls.n.disallowed0;
1017 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_INT_WINDOW_EXIT);
1018 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_USE_TSC_OFFSETTING);
1019 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_HLT_EXIT);
1020 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_INVLPG_EXIT);
1021 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_MWAIT_EXIT);
1022 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_RDPMC_EXIT);
1023 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_RDTSC_EXIT);
1024 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_CR3_LOAD_EXIT);
1025 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_CR3_STORE_EXIT);
1026 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_CR8_LOAD_EXIT);
1027 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_CR8_STORE_EXIT);
1028 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_USE_TPR_SHADOW);
1029 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_NMI_WINDOW_EXIT);
1030 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_MOV_DR_EXIT);
1031 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_UNCOND_IO_EXIT);
1032 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_USE_IO_BITMAPS);
1033 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_MONITOR_TRAP_FLAG);
1034 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_USE_MSR_BITMAPS);
1035 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_MONITOR_EXIT);
1036 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_PAUSE_EXIT);
1037 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL);
1038 if (pVM->hm.s.vmx.Msrs.VmxProcCtls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
1039 {
1040 LogRel(("HM: MSR_IA32_VMX_PROCBASED_CTLS2 = %#RX64\n", pVM->hm.s.vmx.Msrs.VmxProcCtls2.u));
1041 val = pVM->hm.s.vmx.Msrs.VmxProcCtls2.n.allowed1;
1042 zap = pVM->hm.s.vmx.Msrs.VmxProcCtls2.n.disallowed0;
1043 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC);
1044 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_EPT);
1045 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_DESCRIPTOR_TABLE_EXIT);
1046 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_RDTSCP);
1047 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_VIRT_X2APIC);
1048 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_VPID);
1049 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT);
1050 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST);
1051 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_PAUSE_LOOP_EXIT);
1052 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_RDRAND_EXIT);
1053 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_INVPCID);
1054 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_PROC_EXEC2_VMFUNC);
1055 }
1056
1057 LogRel(("HM: MSR_IA32_VMX_ENTRY_CTLS = %#RX64\n", pVM->hm.s.vmx.Msrs.VmxEntry.u));
1058 val = pVM->hm.s.vmx.Msrs.VmxEntry.n.allowed1;
1059 zap = pVM->hm.s.vmx.Msrs.VmxEntry.n.disallowed0;
1060 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_LOAD_DEBUG);
1061 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_IA32E_MODE_GUEST);
1062 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_ENTRY_SMM);
1063 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_DEACTIVATE_DUALMON);
1064 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_LOAD_GUEST_PERF_MSR);
1065 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_LOAD_GUEST_PAT_MSR);
1066 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_ENTRY_LOAD_GUEST_EFER_MSR);
1067
1068 LogRel(("HM: MSR_IA32_VMX_EXIT_CTLS = %#RX64\n", pVM->hm.s.vmx.Msrs.VmxExit.u));
1069 val = pVM->hm.s.vmx.Msrs.VmxExit.n.allowed1;
1070 zap = pVM->hm.s.vmx.Msrs.VmxExit.n.disallowed0;
1071 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_SAVE_DEBUG);
1072 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_HOST_ADDR_SPACE_SIZE);
1073 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_LOAD_PERF_MSR);
1074 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_ACK_EXT_INT);
1075 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_SAVE_GUEST_PAT_MSR);
1076 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_LOAD_HOST_PAT_MSR);
1077 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_SAVE_GUEST_EFER_MSR);
1078 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_LOAD_HOST_EFER_MSR);
1079 HMVMX_REPORT_FEATURE(val, zap, VMX_VMCS_CTRL_EXIT_SAVE_VMX_PREEMPT_TIMER);
1080
1081 if (pVM->hm.s.vmx.Msrs.u64EptVpidCaps)
1082 {
1083 val = pVM->hm.s.vmx.Msrs.u64EptVpidCaps;
1084 LogRel(("HM: MSR_IA32_VMX_EPT_VPID_CAP = %#RX64\n", val));
1085 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_RWX_X_ONLY);
1086 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_RWX_W_ONLY);
1087 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_RWX_WX_ONLY);
1088 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_GAW_21_BITS);
1089 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_GAW_30_BITS);
1090 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_GAW_39_BITS);
1091 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_GAW_48_BITS);
1092 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_GAW_57_BITS);
1093 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_EMT_UC);
1094 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_EMT_WC);
1095 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_EMT_WT);
1096 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_EMT_WP);
1097 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_EMT_WB);
1098 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_SP_21_BITS);
1099 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_SP_30_BITS);
1100 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_SP_39_BITS);
1101 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_SP_48_BITS);
1102 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVEPT);
1103 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_SINGLE_CONTEXT);
1104 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_ALL_CONTEXTS);
1105 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVVPID);
1106 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_INDIV_ADDR);
1107 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT);
1108 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_ALL_CONTEXTS);
1109 HMVMX_REPORT_CAPABILITY(val, MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT_RETAIN_GLOBALS);
1110 }
1111
1112 val = pVM->hm.s.vmx.Msrs.u64Misc;
1113 LogRel(("HM: MSR_IA32_VMX_MISC = %#RX64\n", val));
1114 if (MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(val) == pVM->hm.s.vmx.cPreemptTimerShift)
1115 LogRel(("HM: MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT = %#x\n", MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(val)));
1116 else
1117 {
1118 LogRel(("HM: MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT = %#x - erratum detected, using %#x instead\n",
1119 MSR_IA32_VMX_MISC_PREEMPT_TSC_BIT(val), pVM->hm.s.vmx.cPreemptTimerShift));
1120 }
1121
1122 LogRel(("HM: MSR_IA32_VMX_MISC_STORE_EFERLMA_VMEXIT = %RTbool\n", RT_BOOL(MSR_IA32_VMX_MISC_STORE_EFERLMA_VMEXIT(val))));
1123 LogRel(("HM: MSR_IA32_VMX_MISC_ACTIVITY_STATES = %#x\n", MSR_IA32_VMX_MISC_ACTIVITY_STATES(val)));
1124 LogRel(("HM: MSR_IA32_VMX_MISC_CR3_TARGET = %#x\n", MSR_IA32_VMX_MISC_CR3_TARGET(val)));
1125 LogRel(("HM: MSR_IA32_VMX_MISC_MAX_MSR = %u\n", MSR_IA32_VMX_MISC_MAX_MSR(val)));
1126 LogRel(("HM: MSR_IA32_VMX_MISC_RDMSR_SMBASE_MSR_SMM = %RTbool\n", RT_BOOL(MSR_IA32_VMX_MISC_RDMSR_SMBASE_MSR_SMM(val))));
1127 LogRel(("HM: MSR_IA32_VMX_MISC_SMM_MONITOR_CTL_B2 = %RTbool\n", RT_BOOL(MSR_IA32_VMX_MISC_SMM_MONITOR_CTL_B2(val))));
1128 LogRel(("HM: MSR_IA32_VMX_MISC_VMWRITE_VMEXIT_INFO = %RTbool\n", RT_BOOL(MSR_IA32_VMX_MISC_VMWRITE_VMEXIT_INFO(val))));
1129 LogRel(("HM: MSR_IA32_VMX_MISC_MSEG_ID = %#x\n", MSR_IA32_VMX_MISC_MSEG_ID(val)));
1130
1131 /* Paranoia */
1132 AssertRelease(MSR_IA32_VMX_MISC_MAX_MSR(pVM->hm.s.vmx.Msrs.u64Misc) >= 512);
1133
1134 LogRel(("HM: MSR_IA32_VMX_CR0_FIXED0 = %#RX64\n", pVM->hm.s.vmx.Msrs.u64Cr0Fixed0));
1135 LogRel(("HM: MSR_IA32_VMX_CR0_FIXED1 = %#RX64\n", pVM->hm.s.vmx.Msrs.u64Cr0Fixed1));
1136 LogRel(("HM: MSR_IA32_VMX_CR4_FIXED0 = %#RX64\n", pVM->hm.s.vmx.Msrs.u64Cr4Fixed0));
1137 LogRel(("HM: MSR_IA32_VMX_CR4_FIXED1 = %#RX64\n", pVM->hm.s.vmx.Msrs.u64Cr4Fixed1));
1138
1139 val = pVM->hm.s.vmx.Msrs.u64VmcsEnum;
1140 LogRel(("HM: MSR_IA32_VMX_VMCS_ENUM = %#RX64\n", val));
1141 LogRel(("HM: MSR_IA32_VMX_VMCS_ENUM_HIGHEST_INDEX = %#x\n", MSR_IA32_VMX_VMCS_ENUM_HIGHEST_INDEX(val)));
1142
1143 val = pVM->hm.s.vmx.Msrs.u64Vmfunc;
1144 if (val)
1145 {
1146 LogRel(("HM: MSR_A32_VMX_VMFUNC = %#RX64\n", val));
1147 HMVMX_REPORT_ALLOWED_FEATURE(val, VMX_VMCS_CTRL_VMFUNC_EPTP_SWITCHING);
1148 }
1149
1150 LogRel(("HM: APIC-access page physaddr = %#RHp\n", pVM->hm.s.vmx.HCPhysApicAccess));
1151
1152 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1153 {
1154 LogRel(("HM: VCPU%3d: MSR bitmap physaddr = %#RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysMsrBitmap));
1155 LogRel(("HM: VCPU%3d: VMCS physaddr = %#RHp\n", i, pVM->aCpus[i].hm.s.vmx.HCPhysVmcs));
1156 }
1157
1158 if (pVM->hm.s.vmx.Msrs.VmxProcCtls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
1159 pVM->hm.s.fNestedPaging = pVM->hm.s.fAllowNestedPaging;
1160
1161 if (pVM->hm.s.vmx.Msrs.VmxProcCtls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
1162 pVM->hm.s.vmx.fVpid = pVM->hm.s.vmx.fAllowVpid;
1163
1164 /*
1165 * Disallow RDTSCP in the guest if there is no secondary process-based VM execution controls as otherwise
1166 * RDTSCP would cause a #UD. There might be no CPUs out there where this happens, as RDTSCP was introduced
1167 * in Nehalems and secondary VM exec. controls should be supported in all of them, but nonetheless it's Intel...
1168 */
1169 if ( !(pVM->hm.s.vmx.Msrs.VmxProcCtls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
1170 && CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP))
1171 {
1172 CPUMClearGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP);
1173 LogRel(("HM: RDTSCP disabled.\n"));
1174 }
1175
1176 /* Unrestricted guest execution also requires EPT. */
1177 if ( pVM->hm.s.vmx.fAllowUnrestricted
1178 && pVM->hm.s.fNestedPaging
1179 && (pVM->hm.s.vmx.Msrs.VmxProcCtls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_UNRESTRICTED_GUEST))
1180 {
1181 pVM->hm.s.vmx.fUnrestrictedGuest = true;
1182 }
1183
1184 if (!pVM->hm.s.vmx.fUnrestrictedGuest)
1185 {
1186 /* Allocate three pages for the TSS we need for real mode emulation. (2 pages for the IO bitmap) */
1187 rc = PDMR3VmmDevHeapAlloc(pVM, HM_VTX_TOTAL_DEVHEAP_MEM, (RTR3PTR *)&pVM->hm.s.vmx.pRealModeTSS);
1188 if (RT_SUCCESS(rc))
1189 {
1190 /* The IO bitmap starts right after the virtual interrupt redirection bitmap.
1191 Refer Intel spec. 20.3.3 "Software Interrupt Handling in Virtual-8086 mode"
1192 esp. Figure 20-5.*/
1193 ASMMemZero32(pVM->hm.s.vmx.pRealModeTSS, sizeof(*pVM->hm.s.vmx.pRealModeTSS));
1194 pVM->hm.s.vmx.pRealModeTSS->offIoBitmap = sizeof(*pVM->hm.s.vmx.pRealModeTSS);
1195
1196 /* Bit set to 0 means software interrupts are redirected to the
1197 8086 program interrupt handler rather than switching to
1198 protected-mode handler. */
1199 memset(pVM->hm.s.vmx.pRealModeTSS->IntRedirBitmap, 0, sizeof(pVM->hm.s.vmx.pRealModeTSS->IntRedirBitmap));
1200
1201 /* Allow all port IO, so that port IO instructions do not cause
1202 exceptions and would instead cause a VM-exit (based on VT-x's
1203 IO bitmap which we currently configure to always cause an exit). */
1204 memset(pVM->hm.s.vmx.pRealModeTSS + 1, 0, PAGE_SIZE * 2);
1205 *((unsigned char *)pVM->hm.s.vmx.pRealModeTSS + HM_VTX_TSS_SIZE - 2) = 0xff;
1206
1207 /*
1208 * Construct a 1024 element page directory with 4 MB pages for
1209 * the identity mapped page table used in real and protected mode
1210 * without paging with EPT.
1211 */
1212 pVM->hm.s.vmx.pNonPagingModeEPTPageTable = (PX86PD)((char *)pVM->hm.s.vmx.pRealModeTSS + PAGE_SIZE * 3);
1213 for (uint32_t i = 0; i < X86_PG_ENTRIES; i++)
1214 {
1215 pVM->hm.s.vmx.pNonPagingModeEPTPageTable->a[i].u = _4M * i;
1216 pVM->hm.s.vmx.pNonPagingModeEPTPageTable->a[i].u |= X86_PDE4M_P | X86_PDE4M_RW | X86_PDE4M_US
1217 | X86_PDE4M_A | X86_PDE4M_D | X86_PDE4M_PS
1218 | X86_PDE4M_G;
1219 }
1220
1221 /* We convert it here every time as pci regions could be reconfigured. */
1222 rc = PDMVmmDevHeapR3ToGCPhys(pVM, pVM->hm.s.vmx.pRealModeTSS, &GCPhys);
1223 AssertRCReturn(rc, rc);
1224 LogRel(("HM: Real Mode TSS guest physaddr = %#RGp\n", GCPhys));
1225
1226 rc = PDMVmmDevHeapR3ToGCPhys(pVM, pVM->hm.s.vmx.pNonPagingModeEPTPageTable, &GCPhys);
1227 AssertRCReturn(rc, rc);
1228 LogRel(("HM: Non-Paging Mode EPT CR3 = %#RGp\n", GCPhys));
1229 }
1230 else
1231 {
1232 /** @todo This cannot possibly work, there are other places which assumes
1233 * this allocation cannot fail (see HMR3CanExecuteGuest()). Make this
1234 * a failure case. */
1235 LogRel(("HM: No real mode VT-x support (PDMR3VMMDevHeapAlloc returned %Rrc)\n", rc));
1236 pVM->hm.s.vmx.pRealModeTSS = NULL;
1237 pVM->hm.s.vmx.pNonPagingModeEPTPageTable = NULL;
1238 }
1239 }
1240
1241 /*
1242 * Call ring-0 to set up the VM.
1243 */
1244 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_SETUP_VM, 0, NULL);
1245 if (rc != VINF_SUCCESS)
1246 {
1247 AssertMsgFailed(("%Rrc\n", rc));
1248 LogRel(("HM: VMX setup failed with rc=%Rrc!\n", rc));
1249 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1250 {
1251 PVMCPU pVCpu = &pVM->aCpus[i];
1252 LogRel(("HM: CPU[%u] Last instruction error %#x\n", i, pVCpu->hm.s.vmx.LastError.u32InstrError));
1253 LogRel(("HM: CPU[%u] HM error %#x (%u)\n", i, pVCpu->hm.s.u32HMError, pVCpu->hm.s.u32HMError));
1254 }
1255 return VMSetError(pVM, rc, RT_SRC_POS, "VT-x setup failed: %Rrc", rc);
1256 }
1257
1258 LogRel(("HM: VMX enabled!\n"));
1259 pVM->hm.s.vmx.fEnabled = true;
1260
1261 hmR3DisableRawMode(pVM); /** @todo make this go away! */
1262
1263 /*
1264 * Change the CPU features.
1265 */
1266 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
1267 if (pVM->hm.s.fAllow64BitGuests)
1268 {
1269 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1270 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
1271 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL); /* 64 bits only on Intel CPUs */
1272 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
1273 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1274#if 0 /** @todo r=bird: This ain't making any sense whatsoever. */
1275#if RT_ARCH_X86
1276 if ( !CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE)
1277 || !(pVM->hm.s.vmx.u64HostEfer & MSR_K6_EFER_NXE))
1278 LogRel(("NX is only supported for 64-bit guests!\n"));
1279#endif
1280#endif
1281 }
1282 /* Turn on NXE if PAE has been enabled *and* the host has turned on NXE
1283 (we reuse the host EFER in the switcher). */
1284 /** @todo this needs to be fixed properly!! */
1285 else if ( CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE)
1286 && (pVM->hm.s.vmx.u64HostEfer & MSR_K6_EFER_NXE))
1287 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1288 else
1289 LogRel(("HM: NX not supported by the host.\n"));
1290
1291 /*
1292 * Log configuration details.
1293 */
1294 LogRel((pVM->hm.s.fAllow64BitGuests
1295 ? "HM: Guest support: 32-bit and 64-bit.\n"
1296 : "HM: Guest support: 32-bit only.\n"));
1297 if (pVM->hm.s.fNestedPaging)
1298 {
1299 LogRel(("HM: Nested paging enabled!\n"));
1300 if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_SINGLE_CONTEXT)
1301 LogRel(("HM: EPT flush type = VMX_FLUSH_EPT_SINGLE_CONTEXT\n"));
1302 else if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_ALL_CONTEXTS)
1303 LogRel(("HM: EPT flush type = VMX_FLUSH_EPT_ALL_CONTEXTS\n"));
1304 else if (pVM->hm.s.vmx.enmFlushEpt == VMX_FLUSH_EPT_NOT_SUPPORTED)
1305 LogRel(("HM: EPT flush type = VMX_FLUSH_EPT_NOT_SUPPORTED\n"));
1306 else
1307 LogRel(("HM: EPT flush type = %d\n", pVM->hm.s.vmx.enmFlushEpt));
1308
1309 if (pVM->hm.s.vmx.fUnrestrictedGuest)
1310 LogRel(("HM: Unrestricted guest execution enabled!\n"));
1311
1312#if HC_ARCH_BITS == 64
1313 if (pVM->hm.s.fLargePages)
1314 {
1315 /* Use large (2 MB) pages for our EPT PDEs where possible. */
1316 PGMSetLargePageUsage(pVM, true);
1317 LogRel(("HM: Large page support enabled!\n"));
1318 }
1319#endif
1320 }
1321 else
1322 Assert(!pVM->hm.s.vmx.fUnrestrictedGuest);
1323
1324 if (pVM->hm.s.vmx.fVpid)
1325 {
1326 LogRel(("HM: VPID enabled!\n"));
1327 if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_INDIV_ADDR)
1328 LogRel(("HM: VPID flush type = VMX_FLUSH_VPID_INDIV_ADDR\n"));
1329 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_SINGLE_CONTEXT)
1330 LogRel(("HM: VPID flush type = VMX_FLUSH_VPID_SINGLE_CONTEXT\n"));
1331 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_ALL_CONTEXTS)
1332 LogRel(("HM: VPID flush type = VMX_FLUSH_VPID_ALL_CONTEXTS\n"));
1333 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_SINGLE_CONTEXT_RETAIN_GLOBALS)
1334 LogRel(("HM: VPID flush type = VMX_FLUSH_VPID_SINGLE_CONTEXT_RETAIN_GLOBALS\n"));
1335 else
1336 LogRel(("HM: VPID flush type = %d\n", pVM->hm.s.vmx.enmFlushVpid));
1337 }
1338 else if (pVM->hm.s.vmx.enmFlushVpid == VMX_FLUSH_VPID_NOT_SUPPORTED)
1339 LogRel(("HM: Ignoring VPID capabilities of CPU.\n"));
1340
1341 /*
1342 * Check for preemption timer config override and log the state of it.
1343 */
1344 if (pVM->hm.s.vmx.fUsePreemptTimer)
1345 {
1346 PCFGMNODE pCfgHm = CFGMR3GetChild(CFGMR3GetRoot(pVM), "HM");
1347 rc = CFGMR3QueryBoolDef(pCfgHm, "UsePreemptTimer", &pVM->hm.s.vmx.fUsePreemptTimer, true);
1348 AssertLogRelRCReturn(rc, rc);
1349 }
1350 if (pVM->hm.s.vmx.fUsePreemptTimer)
1351 LogRel(("HM: VMX-preemption timer enabled (cPreemptTimerShift=%u).\n", pVM->hm.s.vmx.cPreemptTimerShift));
1352 else
1353 LogRel(("HM: VMX-preemption timer disabled.\n"));
1354
1355 return VINF_SUCCESS;
1356}
1357
1358
1359/**
1360 * Finish AMD-V initialization (after ring-0 init).
1361 *
1362 * @returns VBox status code.
1363 * @param pVM The cross context VM structure.
1364 */
1365static int hmR3InitFinalizeR0Amd(PVM pVM)
1366{
1367 Log(("pVM->hm.s.svm.fSupported = %d\n", pVM->hm.s.svm.fSupported));
1368
1369 LogRel(("HM: Using AMD-V implementation 2.0!\n"));
1370
1371 uint32_t u32Family;
1372 uint32_t u32Model;
1373 uint32_t u32Stepping;
1374 if (HMAmdIsSubjectToErratum170(&u32Family, &u32Model, &u32Stepping))
1375 LogRel(("HM: AMD Cpu with erratum 170 family %#x model %#x stepping %#x\n", u32Family, u32Model, u32Stepping));
1376 LogRel(("HM: CPUID 0x80000001.u32AMDFeatureECX = %#RX32\n", pVM->hm.s.cpuid.u32AMDFeatureECX));
1377 LogRel(("HM: CPUID 0x80000001.u32AMDFeatureEDX = %#RX32\n", pVM->hm.s.cpuid.u32AMDFeatureEDX));
1378 LogRel(("HM: AMD HWCR MSR = %#RX64\n", pVM->hm.s.svm.u64MsrHwcr));
1379 LogRel(("HM: AMD-V revision = %#x\n", pVM->hm.s.svm.u32Rev));
1380 LogRel(("HM: AMD-V max ASID = %RU32\n", pVM->hm.s.uMaxAsid));
1381 LogRel(("HM: AMD-V features = %#x\n", pVM->hm.s.svm.u32Features));
1382
1383 /*
1384 * Enumerate AMD-V features.
1385 */
1386 static const struct { uint32_t fFlag; const char *pszName; } s_aSvmFeatures[] =
1387 {
1388#define HMSVM_REPORT_FEATURE(a_Define) { a_Define, #a_Define }
1389 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING),
1390 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_LBR_VIRT),
1391 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_SVM_LOCK),
1392 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE),
1393 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_TSC_RATE_MSR),
1394 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_VMCB_CLEAN),
1395 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID),
1396 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_DECODE_ASSIST),
1397 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER),
1398 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER_THRESHOLD),
1399 HMSVM_REPORT_FEATURE(AMD_CPUID_SVM_FEATURE_EDX_AVIC),
1400#undef HMSVM_REPORT_FEATURE
1401 };
1402
1403 uint32_t fSvmFeatures = pVM->hm.s.svm.u32Features;
1404 for (unsigned i = 0; i < RT_ELEMENTS(s_aSvmFeatures); i++)
1405 if (fSvmFeatures & s_aSvmFeatures[i].fFlag)
1406 {
1407 LogRel(("HM: %s\n", s_aSvmFeatures[i].pszName));
1408 fSvmFeatures &= ~s_aSvmFeatures[i].fFlag;
1409 }
1410 if (fSvmFeatures)
1411 for (unsigned iBit = 0; iBit < 32; iBit++)
1412 if (RT_BIT_32(iBit) & fSvmFeatures)
1413 LogRel(("HM: Reserved bit %u\n", iBit));
1414
1415 /*
1416 * Adjust feature(s).
1417 */
1418 if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING)
1419 pVM->hm.s.fNestedPaging = pVM->hm.s.fAllowNestedPaging;
1420
1421 /*
1422 * Call ring-0 to set up the VM.
1423 */
1424 int rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_HM_SETUP_VM, 0, NULL);
1425 if (rc != VINF_SUCCESS)
1426 {
1427 AssertMsgFailed(("%Rrc\n", rc));
1428 LogRel(("HM: AMD-V setup failed with rc=%Rrc!\n", rc));
1429 return VMSetError(pVM, rc, RT_SRC_POS, "AMD-V setup failed: %Rrc", rc);
1430 }
1431
1432 LogRel(("HM: AMD-V enabled!\n"));
1433 pVM->hm.s.svm.fEnabled = true;
1434
1435 if (pVM->hm.s.fNestedPaging)
1436 {
1437 LogRel(("HM: Nested paging enabled!\n"));
1438
1439 /*
1440 * Enable large pages (2 MB) if applicable.
1441 */
1442#if HC_ARCH_BITS == 64
1443 if (pVM->hm.s.fLargePages)
1444 {
1445 PGMSetLargePageUsage(pVM, true);
1446 LogRel(("HM: Large page support enabled!\n"));
1447 }
1448#endif
1449 }
1450
1451 hmR3DisableRawMode(pVM);
1452
1453 /*
1454 * Change the CPU features.
1455 */
1456 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
1457 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL);
1458 if (pVM->hm.s.fAllow64BitGuests)
1459 {
1460 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1461 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
1462 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1463 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
1464 }
1465 /* Turn on NXE if PAE has been enabled. */
1466 else if (CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE))
1467 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1468
1469 LogRel(("HM: TPR Patching %s.\n", (pVM->hm.s.fTRPPatchingAllowed) ? "enabled" : "disabled"));
1470
1471 LogRel((pVM->hm.s.fAllow64BitGuests
1472 ? "HM: Guest support: 32-bit and 64-bit.\n"
1473 : "HM: Guest support: 32-bit only.\n"));
1474
1475 return VINF_SUCCESS;
1476}
1477
1478
1479/**
1480 * Applies relocations to data and code managed by this
1481 * component. This function will be called at init and
1482 * whenever the VMM need to relocate it self inside the GC.
1483 *
1484 * @param pVM The VM.
1485 */
1486VMMR3_INT_DECL(void) HMR3Relocate(PVM pVM)
1487{
1488 Log(("HMR3Relocate to %RGv\n", MMHyperGetArea(pVM, 0)));
1489
1490 /* Fetch the current paging mode during the relocate callback during state loading. */
1491 if (VMR3GetState(pVM) == VMSTATE_LOADING)
1492 {
1493 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1494 {
1495 PVMCPU pVCpu = &pVM->aCpus[i];
1496 pVCpu->hm.s.enmShadowMode = PGMGetShadowMode(pVCpu);
1497 }
1498 }
1499#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1500 if (HMIsEnabled(pVM))
1501 {
1502 switch (PGMGetHostMode(pVM))
1503 {
1504 case PGMMODE_32_BIT:
1505 pVM->hm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_32_TO_AMD64);
1506 break;
1507
1508 case PGMMODE_PAE:
1509 case PGMMODE_PAE_NX:
1510 pVM->hm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_PAE_TO_AMD64);
1511 break;
1512
1513 default:
1514 AssertFailed();
1515 break;
1516 }
1517 }
1518#endif
1519 return;
1520}
1521
1522
1523/**
1524 * Notification callback which is called whenever there is a chance that a CR3
1525 * value might have changed.
1526 *
1527 * This is called by PGM.
1528 *
1529 * @param pVM Pointer to the VM.
1530 * @param pVCpu Pointer to the VMCPU.
1531 * @param enmShadowMode New shadow paging mode.
1532 * @param enmGuestMode New guest paging mode.
1533 */
1534VMMR3_INT_DECL(void) HMR3PagingModeChanged(PVM pVM, PVMCPU pVCpu, PGMMODE enmShadowMode, PGMMODE enmGuestMode)
1535{
1536 /* Ignore page mode changes during state loading. */
1537 if (VMR3GetState(pVCpu->pVMR3) == VMSTATE_LOADING)
1538 return;
1539
1540 pVCpu->hm.s.enmShadowMode = enmShadowMode;
1541
1542 /*
1543 * If the guest left protected mode VMX execution, we'll have to be
1544 * extra careful if/when the guest switches back to protected mode.
1545 */
1546 if (enmGuestMode == PGMMODE_REAL)
1547 {
1548 Log(("HMR3PagingModeChanged indicates real mode execution\n"));
1549 pVCpu->hm.s.vmx.fWasInRealMode = true;
1550 }
1551
1552 /** @todo r=ramshankar: Disabling for now. If nothing breaks remove it
1553 * eventually. (Test platforms that use the cache ofc). */
1554#if 0
1555#ifdef VMX_USE_CACHED_VMCS_ACCESSES
1556 /* Reset the contents of the read cache. */
1557 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
1558 for (unsigned j = 0; j < pCache->Read.cValidEntries; j++)
1559 pCache->Read.aFieldVal[j] = 0;
1560#endif
1561#endif
1562}
1563
1564
1565/**
1566 * Terminates the HM.
1567 *
1568 * Termination means cleaning up and freeing all resources,
1569 * the VM itself is, at this point, powered off or suspended.
1570 *
1571 * @returns VBox status code.
1572 * @param pVM Pointer to the VM.
1573 */
1574VMMR3_INT_DECL(int) HMR3Term(PVM pVM)
1575{
1576 if (pVM->hm.s.vmx.pRealModeTSS)
1577 {
1578 PDMR3VmmDevHeapFree(pVM, pVM->hm.s.vmx.pRealModeTSS);
1579 pVM->hm.s.vmx.pRealModeTSS = 0;
1580 }
1581 hmR3TermCPU(pVM);
1582 return 0;
1583}
1584
1585
1586/**
1587 * Terminates the per-VCPU HM.
1588 *
1589 * @returns VBox status code.
1590 * @param pVM Pointer to the VM.
1591 */
1592static int hmR3TermCPU(PVM pVM)
1593{
1594 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1595 {
1596 PVMCPU pVCpu = &pVM->aCpus[i]; NOREF(pVCpu);
1597
1598#ifdef VBOX_WITH_STATISTICS
1599 if (pVCpu->hm.s.paStatExitReason)
1600 {
1601 MMHyperFree(pVM, pVCpu->hm.s.paStatExitReason);
1602 pVCpu->hm.s.paStatExitReason = NULL;
1603 pVCpu->hm.s.paStatExitReasonR0 = NIL_RTR0PTR;
1604 }
1605 if (pVCpu->hm.s.paStatInjectedIrqs)
1606 {
1607 MMHyperFree(pVM, pVCpu->hm.s.paStatInjectedIrqs);
1608 pVCpu->hm.s.paStatInjectedIrqs = NULL;
1609 pVCpu->hm.s.paStatInjectedIrqsR0 = NIL_RTR0PTR;
1610 }
1611#endif
1612
1613#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1614 memset(pVCpu->hm.s.vmx.VMCSCache.aMagic, 0, sizeof(pVCpu->hm.s.vmx.VMCSCache.aMagic));
1615 pVCpu->hm.s.vmx.VMCSCache.uMagic = 0;
1616 pVCpu->hm.s.vmx.VMCSCache.uPos = 0xffffffff;
1617#endif
1618 }
1619 return 0;
1620}
1621
1622
1623/**
1624 * Resets a virtual CPU.
1625 *
1626 * Used by HMR3Reset and CPU hot plugging.
1627 *
1628 * @param pVCpu The CPU to reset.
1629 */
1630VMMR3_INT_DECL(void) HMR3ResetCpu(PVMCPU pVCpu)
1631{
1632 /* Sync. entire state on VM reset R0-reentry. It's safe to reset
1633 the HM flags here, all other EMTs are in ring-3. See VMR3Reset(). */
1634 VMCPU_HMCF_RESET_TO(pVCpu, HM_CHANGED_HOST_CONTEXT | HM_CHANGED_ALL_GUEST);
1635
1636 pVCpu->hm.s.vmx.u32CR0Mask = 0;
1637 pVCpu->hm.s.vmx.u32CR4Mask = 0;
1638 pVCpu->hm.s.fActive = false;
1639 pVCpu->hm.s.Event.fPending = false;
1640 pVCpu->hm.s.vmx.fWasInRealMode = true;
1641
1642 /* Reset the contents of the read cache. */
1643 PVMCSCACHE pCache = &pVCpu->hm.s.vmx.VMCSCache;
1644 for (unsigned j = 0; j < pCache->Read.cValidEntries; j++)
1645 pCache->Read.aFieldVal[j] = 0;
1646
1647#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1648 /* Magic marker for searching in crash dumps. */
1649 strcpy((char *)pCache->aMagic, "VMCSCACHE Magic");
1650 pCache->uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
1651#endif
1652}
1653
1654
1655/**
1656 * The VM is being reset.
1657 *
1658 * For the HM component this means that any GDT/LDT/TSS monitors
1659 * needs to be removed.
1660 *
1661 * @param pVM Pointer to the VM.
1662 */
1663VMMR3_INT_DECL(void) HMR3Reset(PVM pVM)
1664{
1665 LogFlow(("HMR3Reset:\n"));
1666
1667 if (HMIsEnabled(pVM))
1668 hmR3DisableRawMode(pVM);
1669
1670 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1671 {
1672 PVMCPU pVCpu = &pVM->aCpus[i];
1673
1674 HMR3ResetCpu(pVCpu);
1675 }
1676
1677 /* Clear all patch information. */
1678 pVM->hm.s.pGuestPatchMem = 0;
1679 pVM->hm.s.pFreeGuestPatchMem = 0;
1680 pVM->hm.s.cbGuestPatchMem = 0;
1681 pVM->hm.s.cPatches = 0;
1682 pVM->hm.s.PatchTree = 0;
1683 pVM->hm.s.fTPRPatchingActive = false;
1684 ASMMemZero32(pVM->hm.s.aPatches, sizeof(pVM->hm.s.aPatches));
1685}
1686
1687
1688/**
1689 * Callback to patch a TPR instruction (vmmcall or mov cr8).
1690 *
1691 * @returns VBox strict status code.
1692 * @param pVM Pointer to the VM.
1693 * @param pVCpu The VMCPU for the EMT we're being called on.
1694 * @param pvUser Unused.
1695 */
1696DECLCALLBACK(VBOXSTRICTRC) hmR3RemovePatches(PVM pVM, PVMCPU pVCpu, void *pvUser)
1697{
1698 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
1699
1700 /* Only execute the handler on the VCPU the original patch request was issued. */
1701 if (pVCpu->idCpu != idCpu)
1702 return VINF_SUCCESS;
1703
1704 Log(("hmR3RemovePatches\n"));
1705 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
1706 {
1707 uint8_t abInstr[15];
1708 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
1709 RTGCPTR pInstrGC = (RTGCPTR)pPatch->Core.Key;
1710 int rc;
1711
1712#ifdef LOG_ENABLED
1713 char szOutput[256];
1714
1715 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, CPUMGetGuestCS(pVCpu), pInstrGC, DBGF_DISAS_FLAGS_DEFAULT_MODE,
1716 szOutput, sizeof(szOutput), NULL);
1717 if (RT_SUCCESS(rc))
1718 Log(("Patched instr: %s\n", szOutput));
1719#endif
1720
1721 /* Check if the instruction is still the same. */
1722 rc = PGMPhysSimpleReadGCPtr(pVCpu, abInstr, pInstrGC, pPatch->cbNewOp);
1723 if (rc != VINF_SUCCESS)
1724 {
1725 Log(("Patched code removed? (rc=%Rrc0\n", rc));
1726 continue; /* swapped out or otherwise removed; skip it. */
1727 }
1728
1729 if (memcmp(abInstr, pPatch->aNewOpcode, pPatch->cbNewOp))
1730 {
1731 Log(("Patched instruction was changed! (rc=%Rrc0\n", rc));
1732 continue; /* skip it. */
1733 }
1734
1735 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pInstrGC, pPatch->aOpcode, pPatch->cbOp);
1736 AssertRC(rc);
1737
1738#ifdef LOG_ENABLED
1739 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, CPUMGetGuestCS(pVCpu), pInstrGC, DBGF_DISAS_FLAGS_DEFAULT_MODE,
1740 szOutput, sizeof(szOutput), NULL);
1741 if (RT_SUCCESS(rc))
1742 Log(("Original instr: %s\n", szOutput));
1743#endif
1744 }
1745 pVM->hm.s.cPatches = 0;
1746 pVM->hm.s.PatchTree = 0;
1747 pVM->hm.s.pFreeGuestPatchMem = pVM->hm.s.pGuestPatchMem;
1748 pVM->hm.s.fTPRPatchingActive = false;
1749 return VINF_SUCCESS;
1750}
1751
1752
1753/**
1754 * Worker for enabling patching in a VT-x/AMD-V guest.
1755 *
1756 * @returns VBox status code.
1757 * @param pVM Pointer to the VM.
1758 * @param idCpu VCPU to execute hmR3RemovePatches on.
1759 * @param pPatchMem Patch memory range.
1760 * @param cbPatchMem Size of the memory range.
1761 */
1762static int hmR3EnablePatching(PVM pVM, VMCPUID idCpu, RTRCPTR pPatchMem, unsigned cbPatchMem)
1763{
1764 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE, hmR3RemovePatches, (void *)(uintptr_t)idCpu);
1765 AssertRC(rc);
1766
1767 pVM->hm.s.pGuestPatchMem = pPatchMem;
1768 pVM->hm.s.pFreeGuestPatchMem = pPatchMem;
1769 pVM->hm.s.cbGuestPatchMem = cbPatchMem;
1770 return VINF_SUCCESS;
1771}
1772
1773
1774/**
1775 * Enable patching in a VT-x/AMD-V guest
1776 *
1777 * @returns VBox status code.
1778 * @param pVM Pointer to the VM.
1779 * @param pPatchMem Patch memory range.
1780 * @param cbPatchMem Size of the memory range.
1781 */
1782VMMR3_INT_DECL(int) HMR3EnablePatching(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1783{
1784 VM_ASSERT_EMT(pVM);
1785 Log(("HMR3EnablePatching %RGv size %x\n", pPatchMem, cbPatchMem));
1786 if (pVM->cCpus > 1)
1787 {
1788 /* We own the IOM lock here and could cause a deadlock by waiting for a VCPU that is blocking on the IOM lock. */
1789 int rc = VMR3ReqCallNoWait(pVM, VMCPUID_ANY_QUEUE,
1790 (PFNRT)hmR3EnablePatching, 4, pVM, VMMGetCpuId(pVM), (RTRCPTR)pPatchMem, cbPatchMem);
1791 AssertRC(rc);
1792 return rc;
1793 }
1794 return hmR3EnablePatching(pVM, VMMGetCpuId(pVM), (RTRCPTR)pPatchMem, cbPatchMem);
1795}
1796
1797
1798/**
1799 * Disable patching in a VT-x/AMD-V guest.
1800 *
1801 * @returns VBox status code.
1802 * @param pVM Pointer to the VM.
1803 * @param pPatchMem Patch memory range.
1804 * @param cbPatchMem Size of the memory range.
1805 */
1806VMMR3_INT_DECL(int) HMR3DisablePatching(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1807{
1808 Log(("HMR3DisablePatching %RGv size %x\n", pPatchMem, cbPatchMem));
1809
1810 Assert(pVM->hm.s.pGuestPatchMem == pPatchMem);
1811 Assert(pVM->hm.s.cbGuestPatchMem == cbPatchMem);
1812
1813 /* @todo Potential deadlock when other VCPUs are waiting on the IOM lock (we own it)!! */
1814 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE, hmR3RemovePatches,
1815 (void *)(uintptr_t)VMMGetCpuId(pVM));
1816 AssertRC(rc);
1817
1818 pVM->hm.s.pGuestPatchMem = 0;
1819 pVM->hm.s.pFreeGuestPatchMem = 0;
1820 pVM->hm.s.cbGuestPatchMem = 0;
1821 pVM->hm.s.fTPRPatchingActive = false;
1822 return VINF_SUCCESS;
1823}
1824
1825
1826/**
1827 * Callback to patch a TPR instruction (vmmcall or mov cr8).
1828 *
1829 * @returns VBox strict status code.
1830 * @param pVM Pointer to the VM.
1831 * @param pVCpu The VMCPU for the EMT we're being called on.
1832 * @param pvUser User specified CPU context.
1833 *
1834 */
1835DECLCALLBACK(VBOXSTRICTRC) hmR3ReplaceTprInstr(PVM pVM, PVMCPU pVCpu, void *pvUser)
1836{
1837 /*
1838 * Only execute the handler on the VCPU the original patch request was
1839 * issued. (The other CPU(s) might not yet have switched to protected
1840 * mode, nor have the correct memory context.)
1841 */
1842 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
1843 if (pVCpu->idCpu != idCpu)
1844 return VINF_SUCCESS;
1845
1846 /*
1847 * We're racing other VCPUs here, so don't try patch the instruction twice
1848 * and make sure there is still room for our patch record.
1849 */
1850 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1851 PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
1852 if (pPatch)
1853 {
1854 Log(("hmR3ReplaceTprInstr: already patched %RGv\n", pCtx->rip));
1855 return VINF_SUCCESS;
1856 }
1857 uint32_t const idx = pVM->hm.s.cPatches;
1858 if (idx >= RT_ELEMENTS(pVM->hm.s.aPatches))
1859 {
1860 Log(("hmR3ReplaceTprInstr: no available patch slots (%RGv)\n", pCtx->rip));
1861 return VINF_SUCCESS;
1862 }
1863 pPatch = &pVM->hm.s.aPatches[idx];
1864
1865 Log(("hmR3ReplaceTprInstr: rip=%RGv idxPatch=%u\n", pCtx->rip, idx));
1866
1867 /*
1868 * Disassembler the instruction and get cracking.
1869 */
1870 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "hmR3ReplaceTprInstr");
1871 PDISCPUSTATE pDis = &pVCpu->hm.s.DisState;
1872 uint32_t cbOp;
1873 int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
1874 AssertRC(rc);
1875 if ( rc == VINF_SUCCESS
1876 && pDis->pCurInstr->uOpcode == OP_MOV
1877 && cbOp >= 3)
1878 {
1879 static uint8_t const s_abVMMCall[3] = { 0x0f, 0x01, 0xd9 };
1880
1881 rc = PGMPhysSimpleReadGCPtr(pVCpu, pPatch->aOpcode, pCtx->rip, cbOp);
1882 AssertRC(rc);
1883
1884 pPatch->cbOp = cbOp;
1885
1886 if (pDis->Param1.fUse == DISUSE_DISPLACEMENT32)
1887 {
1888 /* write. */
1889 if (pDis->Param2.fUse == DISUSE_REG_GEN32)
1890 {
1891 pPatch->enmType = HMTPRINSTR_WRITE_REG;
1892 pPatch->uSrcOperand = pDis->Param2.Base.idxGenReg;
1893 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_WRITE_REG %u\n", pDis->Param2.Base.idxGenReg));
1894 }
1895 else
1896 {
1897 Assert(pDis->Param2.fUse == DISUSE_IMMEDIATE32);
1898 pPatch->enmType = HMTPRINSTR_WRITE_IMM;
1899 pPatch->uSrcOperand = pDis->Param2.uValue;
1900 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_WRITE_IMM %#llx\n", pDis->Param2.uValue));
1901 }
1902 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, s_abVMMCall, sizeof(s_abVMMCall));
1903 AssertRC(rc);
1904
1905 memcpy(pPatch->aNewOpcode, s_abVMMCall, sizeof(s_abVMMCall));
1906 pPatch->cbNewOp = sizeof(s_abVMMCall);
1907 }
1908 else
1909 {
1910 /*
1911 * TPR Read.
1912 *
1913 * Found:
1914 * mov eax, dword [fffe0080] (5 bytes)
1915 * Check if next instruction is:
1916 * shr eax, 4
1917 */
1918 Assert(pDis->Param1.fUse == DISUSE_REG_GEN32);
1919
1920 uint8_t const idxMmioReg = pDis->Param1.Base.idxGenReg;
1921 uint8_t const cbOpMmio = cbOp;
1922 uint64_t const uSavedRip = pCtx->rip;
1923
1924 pCtx->rip += cbOp;
1925 rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
1926 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "Following read");
1927 pCtx->rip = uSavedRip;
1928
1929 if ( rc == VINF_SUCCESS
1930 && pDis->pCurInstr->uOpcode == OP_SHR
1931 && pDis->Param1.fUse == DISUSE_REG_GEN32
1932 && pDis->Param1.Base.idxGenReg == idxMmioReg
1933 && pDis->Param2.fUse == DISUSE_IMMEDIATE8
1934 && pDis->Param2.uValue == 4
1935 && cbOpMmio + cbOp < sizeof(pVM->hm.s.aPatches[idx].aOpcode))
1936 {
1937 uint8_t abInstr[15];
1938
1939 /* Replacing the two instructions above with an AMD-V specific lock-prefixed 32-bit MOV CR8 instruction so as to
1940 access CR8 in 32-bit mode and not cause a #VMEXIT. */
1941 rc = PGMPhysSimpleReadGCPtr(pVCpu, &pPatch->aOpcode, pCtx->rip, cbOpMmio + cbOp);
1942 AssertRC(rc);
1943
1944 pPatch->cbOp = cbOpMmio + cbOp;
1945
1946 /* 0xF0, 0x0F, 0x20, 0xC0 = mov eax, cr8 */
1947 abInstr[0] = 0xF0;
1948 abInstr[1] = 0x0F;
1949 abInstr[2] = 0x20;
1950 abInstr[3] = 0xC0 | pDis->Param1.Base.idxGenReg;
1951 for (unsigned i = 4; i < pPatch->cbOp; i++)
1952 abInstr[i] = 0x90; /* nop */
1953
1954 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, abInstr, pPatch->cbOp);
1955 AssertRC(rc);
1956
1957 memcpy(pPatch->aNewOpcode, abInstr, pPatch->cbOp);
1958 pPatch->cbNewOp = pPatch->cbOp;
1959
1960 Log(("Acceptable read/shr candidate!\n"));
1961 pPatch->enmType = HMTPRINSTR_READ_SHR4;
1962 }
1963 else
1964 {
1965 pPatch->enmType = HMTPRINSTR_READ;
1966 pPatch->uDstOperand = idxMmioReg;
1967
1968 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->rip, s_abVMMCall, sizeof(s_abVMMCall));
1969 AssertRC(rc);
1970
1971 memcpy(pPatch->aNewOpcode, s_abVMMCall, sizeof(s_abVMMCall));
1972 pPatch->cbNewOp = sizeof(s_abVMMCall);
1973 Log(("hmR3ReplaceTprInstr: HMTPRINSTR_READ %u\n", pPatch->uDstOperand));
1974 }
1975 }
1976
1977 pPatch->Core.Key = pCtx->eip;
1978 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
1979 AssertRC(rc);
1980
1981 pVM->hm.s.cPatches++;
1982 STAM_COUNTER_INC(&pVM->hm.s.StatTprReplaceSuccess);
1983 return VINF_SUCCESS;
1984 }
1985
1986 /*
1987 * Save invalid patch, so we will not try again.
1988 */
1989 Log(("hmR3ReplaceTprInstr: Failed to patch instr!\n"));
1990 pPatch->Core.Key = pCtx->eip;
1991 pPatch->enmType = HMTPRINSTR_INVALID;
1992 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
1993 AssertRC(rc);
1994 pVM->hm.s.cPatches++;
1995 STAM_COUNTER_INC(&pVM->hm.s.StatTprReplaceFailure);
1996 return VINF_SUCCESS;
1997}
1998
1999
2000/**
2001 * Callback to patch a TPR instruction (jump to generated code).
2002 *
2003 * @returns VBox strict status code.
2004 * @param pVM Pointer to the VM.
2005 * @param pVCpu The VMCPU for the EMT we're being called on.
2006 * @param pvUser User specified CPU context.
2007 *
2008 */
2009DECLCALLBACK(VBOXSTRICTRC) hmR3PatchTprInstr(PVM pVM, PVMCPU pVCpu, void *pvUser)
2010{
2011 /*
2012 * Only execute the handler on the VCPU the original patch request was
2013 * issued. (The other CPU(s) might not yet have switched to protected
2014 * mode, nor have the correct memory context.)
2015 */
2016 VMCPUID idCpu = (VMCPUID)(uintptr_t)pvUser;
2017 if (pVCpu->idCpu != idCpu)
2018 return VINF_SUCCESS;
2019
2020 /*
2021 * We're racing other VCPUs here, so don't try patch the instruction twice
2022 * and make sure there is still room for our patch record.
2023 */
2024 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
2025 PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
2026 if (pPatch)
2027 {
2028 Log(("hmR3PatchTprInstr: already patched %RGv\n", pCtx->rip));
2029 return VINF_SUCCESS;
2030 }
2031 uint32_t const idx = pVM->hm.s.cPatches;
2032 if (idx >= RT_ELEMENTS(pVM->hm.s.aPatches))
2033 {
2034 Log(("hmR3PatchTprInstr: no available patch slots (%RGv)\n", pCtx->rip));
2035 return VINF_SUCCESS;
2036 }
2037 pPatch = &pVM->hm.s.aPatches[idx];
2038
2039 Log(("hmR3PatchTprInstr: rip=%RGv idxPatch=%u\n", pCtx->rip, idx));
2040 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "hmR3PatchTprInstr");
2041
2042 /*
2043 * Disassemble the instruction and get cracking.
2044 */
2045 PDISCPUSTATE pDis = &pVCpu->hm.s.DisState;
2046 uint32_t cbOp;
2047 int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
2048 AssertRC(rc);
2049 if ( rc == VINF_SUCCESS
2050 && pDis->pCurInstr->uOpcode == OP_MOV
2051 && cbOp >= 5)
2052 {
2053 uint8_t aPatch[64];
2054 uint32_t off = 0;
2055
2056 rc = PGMPhysSimpleReadGCPtr(pVCpu, pPatch->aOpcode, pCtx->rip, cbOp);
2057 AssertRC(rc);
2058
2059 pPatch->cbOp = cbOp;
2060 pPatch->enmType = HMTPRINSTR_JUMP_REPLACEMENT;
2061
2062 if (pDis->Param1.fUse == DISUSE_DISPLACEMENT32)
2063 {
2064 /*
2065 * TPR write:
2066 *
2067 * push ECX [51]
2068 * push EDX [52]
2069 * push EAX [50]
2070 * xor EDX,EDX [31 D2]
2071 * mov EAX,EAX [89 C0]
2072 * or
2073 * mov EAX,0000000CCh [B8 CC 00 00 00]
2074 * mov ECX,0C0000082h [B9 82 00 00 C0]
2075 * wrmsr [0F 30]
2076 * pop EAX [58]
2077 * pop EDX [5A]
2078 * pop ECX [59]
2079 * jmp return_address [E9 return_address]
2080 *
2081 */
2082 bool fUsesEax = (pDis->Param2.fUse == DISUSE_REG_GEN32 && pDis->Param2.Base.idxGenReg == DISGREG_EAX);
2083
2084 aPatch[off++] = 0x51; /* push ecx */
2085 aPatch[off++] = 0x52; /* push edx */
2086 if (!fUsesEax)
2087 aPatch[off++] = 0x50; /* push eax */
2088 aPatch[off++] = 0x31; /* xor edx, edx */
2089 aPatch[off++] = 0xD2;
2090 if (pDis->Param2.fUse == DISUSE_REG_GEN32)
2091 {
2092 if (!fUsesEax)
2093 {
2094 aPatch[off++] = 0x89; /* mov eax, src_reg */
2095 aPatch[off++] = MAKE_MODRM(3, pDis->Param2.Base.idxGenReg, DISGREG_EAX);
2096 }
2097 }
2098 else
2099 {
2100 Assert(pDis->Param2.fUse == DISUSE_IMMEDIATE32);
2101 aPatch[off++] = 0xB8; /* mov eax, immediate */
2102 *(uint32_t *)&aPatch[off] = pDis->Param2.uValue;
2103 off += sizeof(uint32_t);
2104 }
2105 aPatch[off++] = 0xB9; /* mov ecx, 0xc0000082 */
2106 *(uint32_t *)&aPatch[off] = MSR_K8_LSTAR;
2107 off += sizeof(uint32_t);
2108
2109 aPatch[off++] = 0x0F; /* wrmsr */
2110 aPatch[off++] = 0x30;
2111 if (!fUsesEax)
2112 aPatch[off++] = 0x58; /* pop eax */
2113 aPatch[off++] = 0x5A; /* pop edx */
2114 aPatch[off++] = 0x59; /* pop ecx */
2115 }
2116 else
2117 {
2118 /*
2119 * TPR read:
2120 *
2121 * push ECX [51]
2122 * push EDX [52]
2123 * push EAX [50]
2124 * mov ECX,0C0000082h [B9 82 00 00 C0]
2125 * rdmsr [0F 32]
2126 * mov EAX,EAX [89 C0]
2127 * pop EAX [58]
2128 * pop EDX [5A]
2129 * pop ECX [59]
2130 * jmp return_address [E9 return_address]
2131 *
2132 */
2133 Assert(pDis->Param1.fUse == DISUSE_REG_GEN32);
2134
2135 if (pDis->Param1.Base.idxGenReg != DISGREG_ECX)
2136 aPatch[off++] = 0x51; /* push ecx */
2137 if (pDis->Param1.Base.idxGenReg != DISGREG_EDX )
2138 aPatch[off++] = 0x52; /* push edx */
2139 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2140 aPatch[off++] = 0x50; /* push eax */
2141
2142 aPatch[off++] = 0x31; /* xor edx, edx */
2143 aPatch[off++] = 0xD2;
2144
2145 aPatch[off++] = 0xB9; /* mov ecx, 0xc0000082 */
2146 *(uint32_t *)&aPatch[off] = MSR_K8_LSTAR;
2147 off += sizeof(uint32_t);
2148
2149 aPatch[off++] = 0x0F; /* rdmsr */
2150 aPatch[off++] = 0x32;
2151
2152 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2153 {
2154 aPatch[off++] = 0x89; /* mov dst_reg, eax */
2155 aPatch[off++] = MAKE_MODRM(3, DISGREG_EAX, pDis->Param1.Base.idxGenReg);
2156 }
2157
2158 if (pDis->Param1.Base.idxGenReg != DISGREG_EAX)
2159 aPatch[off++] = 0x58; /* pop eax */
2160 if (pDis->Param1.Base.idxGenReg != DISGREG_EDX )
2161 aPatch[off++] = 0x5A; /* pop edx */
2162 if (pDis->Param1.Base.idxGenReg != DISGREG_ECX)
2163 aPatch[off++] = 0x59; /* pop ecx */
2164 }
2165 aPatch[off++] = 0xE9; /* jmp return_address */
2166 *(RTRCUINTPTR *)&aPatch[off] = ((RTRCUINTPTR)pCtx->eip + cbOp) - ((RTRCUINTPTR)pVM->hm.s.pFreeGuestPatchMem + off + 4);
2167 off += sizeof(RTRCUINTPTR);
2168
2169 if (pVM->hm.s.pFreeGuestPatchMem + off <= pVM->hm.s.pGuestPatchMem + pVM->hm.s.cbGuestPatchMem)
2170 {
2171 /* Write new code to the patch buffer. */
2172 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pVM->hm.s.pFreeGuestPatchMem, aPatch, off);
2173 AssertRC(rc);
2174
2175#ifdef LOG_ENABLED
2176 uint32_t cbCurInstr;
2177 for (RTGCPTR GCPtrInstr = pVM->hm.s.pFreeGuestPatchMem;
2178 GCPtrInstr < pVM->hm.s.pFreeGuestPatchMem + off;
2179 GCPtrInstr += RT_MAX(cbCurInstr, 1))
2180 {
2181 char szOutput[256];
2182 rc = DBGFR3DisasInstrEx(pVM->pUVM, pVCpu->idCpu, pCtx->cs.Sel, GCPtrInstr, DBGF_DISAS_FLAGS_DEFAULT_MODE,
2183 szOutput, sizeof(szOutput), &cbCurInstr);
2184 if (RT_SUCCESS(rc))
2185 Log(("Patch instr %s\n", szOutput));
2186 else
2187 Log(("%RGv: rc=%Rrc\n", GCPtrInstr, rc));
2188 }
2189#endif
2190
2191 pPatch->aNewOpcode[0] = 0xE9;
2192 *(RTRCUINTPTR *)&pPatch->aNewOpcode[1] = ((RTRCUINTPTR)pVM->hm.s.pFreeGuestPatchMem) - ((RTRCUINTPTR)pCtx->eip + 5);
2193
2194 /* Overwrite the TPR instruction with a jump. */
2195 rc = PGMPhysSimpleWriteGCPtr(pVCpu, pCtx->eip, pPatch->aNewOpcode, 5);
2196 AssertRC(rc);
2197
2198 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, "Jump");
2199
2200 pVM->hm.s.pFreeGuestPatchMem += off;
2201 pPatch->cbNewOp = 5;
2202
2203 pPatch->Core.Key = pCtx->eip;
2204 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2205 AssertRC(rc);
2206
2207 pVM->hm.s.cPatches++;
2208 pVM->hm.s.fTPRPatchingActive = true;
2209 STAM_COUNTER_INC(&pVM->hm.s.StatTprPatchSuccess);
2210 return VINF_SUCCESS;
2211 }
2212
2213 Log(("Ran out of space in our patch buffer!\n"));
2214 }
2215 else
2216 Log(("hmR3PatchTprInstr: Failed to patch instr!\n"));
2217
2218
2219 /*
2220 * Save invalid patch, so we will not try again.
2221 */
2222 pPatch = &pVM->hm.s.aPatches[idx];
2223 pPatch->Core.Key = pCtx->eip;
2224 pPatch->enmType = HMTPRINSTR_INVALID;
2225 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
2226 AssertRC(rc);
2227 pVM->hm.s.cPatches++;
2228 STAM_COUNTER_INC(&pVM->hm.s.StatTprPatchFailure);
2229 return VINF_SUCCESS;
2230}
2231
2232
2233/**
2234 * Attempt to patch TPR mmio instructions.
2235 *
2236 * @returns VBox status code.
2237 * @param pVM Pointer to the VM.
2238 * @param pVCpu Pointer to the VMCPU.
2239 * @param pCtx Pointer to the guest CPU context.
2240 */
2241VMMR3_INT_DECL(int) HMR3PatchTprInstr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2242{
2243 NOREF(pCtx);
2244 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE,
2245 pVM->hm.s.pGuestPatchMem ? hmR3PatchTprInstr : hmR3ReplaceTprInstr,
2246 (void *)(uintptr_t)pVCpu->idCpu);
2247 AssertRC(rc);
2248 return rc;
2249}
2250
2251
2252/**
2253 * Checks if a code selector (CS) is suitable for execution
2254 * within VMX when unrestricted execution isn't available.
2255 *
2256 * @returns true if selector is suitable for VMX, otherwise
2257 * false.
2258 * @param pSel Pointer to the selector to check (CS).
2259 * uStackDpl The CPL, aka the DPL of the stack segment.
2260 */
2261static bool hmR3IsCodeSelectorOkForVmx(PCPUMSELREG pSel, unsigned uStackDpl)
2262{
2263 /*
2264 * Segment must be an accessed code segment, it must be present and it must
2265 * be usable.
2266 * Note! These are all standard requirements and if CS holds anything else
2267 * we've got buggy code somewhere!
2268 */
2269 AssertCompile(X86DESCATTR_TYPE == 0xf);
2270 AssertMsgReturn( (pSel->Attr.u & (X86_SEL_TYPE_ACCESSED | X86_SEL_TYPE_CODE | X86DESCATTR_DT | X86DESCATTR_P | X86DESCATTR_UNUSABLE))
2271 == (X86_SEL_TYPE_ACCESSED | X86_SEL_TYPE_CODE | X86DESCATTR_DT | X86DESCATTR_P),
2272 ("%#x\n", pSel->Attr.u),
2273 false);
2274
2275 /* For conforming segments, CS.DPL must be <= SS.DPL, while CS.DPL
2276 must equal SS.DPL for non-confroming segments.
2277 Note! This is also a hard requirement like above. */
2278 AssertMsgReturn( pSel->Attr.n.u4Type & X86_SEL_TYPE_CONF
2279 ? pSel->Attr.n.u2Dpl <= uStackDpl
2280 : pSel->Attr.n.u2Dpl == uStackDpl,
2281 ("u4Type=%#x u2Dpl=%u uStackDpl=%u\n", pSel->Attr.n.u4Type, pSel->Attr.n.u2Dpl, uStackDpl),
2282 false);
2283
2284 /*
2285 * The following two requirements are VT-x specific:
2286 * - G bit must be set if any high limit bits are set.
2287 * - G bit must be clear if any low limit bits are clear.
2288 */
2289 if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 || pSel->Attr.n.u1Granularity)
2290 && ((pSel->u32Limit & 0x00000fff) == 0x00000fff || !pSel->Attr.n.u1Granularity) )
2291 return true;
2292 return false;
2293}
2294
2295
2296/**
2297 * Checks if a data selector (DS/ES/FS/GS) is suitable for
2298 * execution within VMX when unrestricted execution isn't
2299 * available.
2300 *
2301 * @returns true if selector is suitable for VMX, otherwise
2302 * false.
2303 * @param pSel Pointer to the selector to check
2304 * (DS/ES/FS/GS).
2305 */
2306static bool hmR3IsDataSelectorOkForVmx(PCPUMSELREG pSel)
2307{
2308 /*
2309 * Unusable segments are OK. These days they should be marked as such, as
2310 * but as an alternative we for old saved states and AMD<->VT-x migration
2311 * we also treat segments with all the attributes cleared as unusable.
2312 */
2313 if (pSel->Attr.n.u1Unusable || !pSel->Attr.u)
2314 return true;
2315
2316 /** @todo tighten these checks. Will require CPUM load adjusting. */
2317
2318 /* Segment must be accessed. */
2319 if (pSel->Attr.u & X86_SEL_TYPE_ACCESSED)
2320 {
2321 /* Code segments must also be readable. */
2322 if ( !(pSel->Attr.u & X86_SEL_TYPE_CODE)
2323 || (pSel->Attr.u & X86_SEL_TYPE_READ))
2324 {
2325 /* The S bit must be set. */
2326 if (pSel->Attr.n.u1DescType)
2327 {
2328 /* Except for conforming segments, DPL >= RPL. */
2329 if ( pSel->Attr.n.u2Dpl >= (pSel->Sel & X86_SEL_RPL)
2330 || pSel->Attr.n.u4Type >= X86_SEL_TYPE_ER_ACC)
2331 {
2332 /* Segment must be present. */
2333 if (pSel->Attr.n.u1Present)
2334 {
2335 /*
2336 * The following two requirements are VT-x specific:
2337 * - G bit must be set if any high limit bits are set.
2338 * - G bit must be clear if any low limit bits are clear.
2339 */
2340 if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 || pSel->Attr.n.u1Granularity)
2341 && ((pSel->u32Limit & 0x00000fff) == 0x00000fff || !pSel->Attr.n.u1Granularity) )
2342 return true;
2343 }
2344 }
2345 }
2346 }
2347 }
2348
2349 return false;
2350}
2351
2352
2353/**
2354 * Checks if the stack selector (SS) is suitable for execution
2355 * within VMX when unrestricted execution isn't available.
2356 *
2357 * @returns true if selector is suitable for VMX, otherwise
2358 * false.
2359 * @param pSel Pointer to the selector to check (SS).
2360 */
2361static bool hmR3IsStackSelectorOkForVmx(PCPUMSELREG pSel)
2362{
2363 /*
2364 * Unusable segments are OK. These days they should be marked as such, as
2365 * but as an alternative we for old saved states and AMD<->VT-x migration
2366 * we also treat segments with all the attributes cleared as unusable.
2367 */
2368 /** @todo r=bird: actually all zeros isn't gonna cut it... SS.DPL == CPL. */
2369 if (pSel->Attr.n.u1Unusable || !pSel->Attr.u)
2370 return true;
2371
2372 /*
2373 * Segment must be an accessed writable segment, it must be present.
2374 * Note! These are all standard requirements and if SS holds anything else
2375 * we've got buggy code somewhere!
2376 */
2377 AssertCompile(X86DESCATTR_TYPE == 0xf);
2378 AssertMsgReturn( (pSel->Attr.u & (X86_SEL_TYPE_ACCESSED | X86_SEL_TYPE_WRITE | X86DESCATTR_DT | X86DESCATTR_P | X86_SEL_TYPE_CODE))
2379 == (X86_SEL_TYPE_ACCESSED | X86_SEL_TYPE_WRITE | X86DESCATTR_DT | X86DESCATTR_P),
2380 ("%#x\n", pSel->Attr.u),
2381 false);
2382
2383 /* DPL must equal RPL.
2384 Note! This is also a hard requirement like above. */
2385 AssertMsgReturn(pSel->Attr.n.u2Dpl == (pSel->Sel & X86_SEL_RPL),
2386 ("u2Dpl=%u Sel=%#x\n", pSel->Attr.n.u2Dpl, pSel->Sel),
2387 false);
2388
2389 /*
2390 * The following two requirements are VT-x specific:
2391 * - G bit must be set if any high limit bits are set.
2392 * - G bit must be clear if any low limit bits are clear.
2393 */
2394 if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 || pSel->Attr.n.u1Granularity)
2395 && ((pSel->u32Limit & 0x00000fff) == 0x00000fff || !pSel->Attr.n.u1Granularity) )
2396 return true;
2397 return false;
2398}
2399
2400
2401/**
2402 * Force execution of the current IO code in the recompiler.
2403 *
2404 * @returns VBox status code.
2405 * @param pVM Pointer to the VM.
2406 * @param pCtx Partial VM execution context.
2407 */
2408VMMR3_INT_DECL(int) HMR3EmulateIoBlock(PVM pVM, PCPUMCTX pCtx)
2409{
2410 PVMCPU pVCpu = VMMGetCpu(pVM);
2411
2412 Assert(HMIsEnabled(pVM));
2413 Log(("HMR3EmulateIoBlock\n"));
2414
2415 /* This is primarily intended to speed up Grub, so we don't care about paged protected mode. */
2416 if (HMCanEmulateIoBlockEx(pCtx))
2417 {
2418 Log(("HMR3EmulateIoBlock -> enabled\n"));
2419 pVCpu->hm.s.EmulateIoBlock.fEnabled = true;
2420 pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip = pCtx->rip;
2421 pVCpu->hm.s.EmulateIoBlock.cr0 = pCtx->cr0;
2422 return VINF_EM_RESCHEDULE_REM;
2423 }
2424 return VINF_SUCCESS;
2425}
2426
2427
2428/**
2429 * Checks if we can currently use hardware accelerated raw mode.
2430 *
2431 * @returns true if we can currently use hardware acceleration, otherwise false.
2432 * @param pVM Pointer to the VM.
2433 * @param pCtx Partial VM execution context.
2434 */
2435VMMR3DECL(bool) HMR3CanExecuteGuest(PVM pVM, PCPUMCTX pCtx)
2436{
2437 PVMCPU pVCpu = VMMGetCpu(pVM);
2438
2439 Assert(HMIsEnabled(pVM));
2440
2441 /* If we're still executing the IO code, then return false. */
2442 if ( RT_UNLIKELY(pVCpu->hm.s.EmulateIoBlock.fEnabled)
2443 && pCtx->rip < pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip + 0x200
2444 && pCtx->rip > pVCpu->hm.s.EmulateIoBlock.GCPtrFunctionEip - 0x200
2445 && pCtx->cr0 == pVCpu->hm.s.EmulateIoBlock.cr0)
2446 return false;
2447
2448 pVCpu->hm.s.EmulateIoBlock.fEnabled = false;
2449
2450 /* AMD-V supports real & protected mode with or without paging. */
2451 if (pVM->hm.s.svm.fEnabled)
2452 {
2453 pVCpu->hm.s.fActive = true;
2454 return true;
2455 }
2456
2457 pVCpu->hm.s.fActive = false;
2458
2459 /* Note! The context supplied by REM is partial. If we add more checks here, be sure to verify that REM provides this info! */
2460 Assert( (pVM->hm.s.vmx.fUnrestrictedGuest && !pVM->hm.s.vmx.pRealModeTSS)
2461 || (!pVM->hm.s.vmx.fUnrestrictedGuest && pVM->hm.s.vmx.pRealModeTSS));
2462
2463 bool fSupportsRealMode = pVM->hm.s.vmx.fUnrestrictedGuest || PDMVmmDevHeapIsEnabled(pVM);
2464 if (!pVM->hm.s.vmx.fUnrestrictedGuest)
2465 {
2466 /*
2467 * The VMM device heap is a requirement for emulating real mode or protected mode without paging with the unrestricted
2468 * guest execution feature i missing (VT-x only).
2469 */
2470 if (fSupportsRealMode)
2471 {
2472 if (CPUMIsGuestInRealModeEx(pCtx))
2473 {
2474 /* In V86 mode (VT-x or not), the CPU enforces real-mode compatible selector
2475 * bases and limits, i.e. limit must be 64K and base must be selector * 16.
2476 * If this is not true, we cannot execute real mode as V86 and have to fall
2477 * back to emulation.
2478 */
2479 if ( pCtx->cs.Sel != (pCtx->cs.u64Base >> 4)
2480 || pCtx->ds.Sel != (pCtx->ds.u64Base >> 4)
2481 || pCtx->es.Sel != (pCtx->es.u64Base >> 4)
2482 || pCtx->ss.Sel != (pCtx->ss.u64Base >> 4)
2483 || pCtx->fs.Sel != (pCtx->fs.u64Base >> 4)
2484 || pCtx->gs.Sel != (pCtx->gs.u64Base >> 4))
2485 {
2486 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRmSelBase);
2487 return false;
2488 }
2489 if ( (pCtx->cs.u32Limit != 0xffff)
2490 || (pCtx->ds.u32Limit != 0xffff)
2491 || (pCtx->es.u32Limit != 0xffff)
2492 || (pCtx->ss.u32Limit != 0xffff)
2493 || (pCtx->fs.u32Limit != 0xffff)
2494 || (pCtx->gs.u32Limit != 0xffff))
2495 {
2496 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRmSelLimit);
2497 return false;
2498 }
2499 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckRmOk);
2500 }
2501 else
2502 {
2503 /* Verify the requirements for executing code in protected
2504 mode. VT-x can't handle the CPU state right after a switch
2505 from real to protected mode. (all sorts of RPL & DPL assumptions). */
2506 if (pVCpu->hm.s.vmx.fWasInRealMode)
2507 {
2508 /** @todo If guest is in V86 mode, these checks should be different! */
2509 if ((pCtx->cs.Sel & X86_SEL_RPL) != (pCtx->ss.Sel & X86_SEL_RPL))
2510 {
2511 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRpl);
2512 return false;
2513 }
2514 if ( !hmR3IsCodeSelectorOkForVmx(&pCtx->cs, pCtx->ss.Attr.n.u2Dpl)
2515 || !hmR3IsDataSelectorOkForVmx(&pCtx->ds)
2516 || !hmR3IsDataSelectorOkForVmx(&pCtx->es)
2517 || !hmR3IsDataSelectorOkForVmx(&pCtx->fs)
2518 || !hmR3IsDataSelectorOkForVmx(&pCtx->gs)
2519 || !hmR3IsStackSelectorOkForVmx(&pCtx->ss))
2520 {
2521 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadSel);
2522 return false;
2523 }
2524 }
2525 /* VT-x also chokes on invalid TR or LDTR selectors (minix). */
2526 if (pCtx->gdtr.cbGdt)
2527 {
2528 if (pCtx->tr.Sel > pCtx->gdtr.cbGdt)
2529 {
2530 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadTr);
2531 return false;
2532 }
2533 else if (pCtx->ldtr.Sel > pCtx->gdtr.cbGdt)
2534 {
2535 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadLdt);
2536 return false;
2537 }
2538 }
2539 STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckPmOk);
2540 }
2541 }
2542 else
2543 {
2544 if ( !CPUMIsGuestInLongModeEx(pCtx)
2545 && !pVM->hm.s.vmx.fUnrestrictedGuest)
2546 {
2547 if ( !pVM->hm.s.fNestedPaging /* Requires a fake PD for real *and* protected mode without paging - stored in the VMM device heap */
2548 || CPUMIsGuestInRealModeEx(pCtx)) /* Requires a fake TSS for real mode - stored in the VMM device heap */
2549 return false;
2550
2551 /* Too early for VT-x; Solaris guests will fail with a guru meditation otherwise; same for XP. */
2552 if (pCtx->idtr.pIdt == 0 || pCtx->idtr.cbIdt == 0 || pCtx->tr.Sel == 0)
2553 return false;
2554
2555 /* The guest is about to complete the switch to protected mode. Wait a bit longer. */
2556 /* Windows XP; switch to protected mode; all selectors are marked not present in the
2557 * hidden registers (possible recompiler bug; see load_seg_vm) */
2558 if (pCtx->cs.Attr.n.u1Present == 0)
2559 return false;
2560 if (pCtx->ss.Attr.n.u1Present == 0)
2561 return false;
2562
2563 /* Windows XP: possible same as above, but new recompiler requires new heuristics?
2564 VT-x doesn't seem to like something about the guest state and this stuff avoids it. */
2565 /** @todo This check is actually wrong, it doesn't take the direction of the
2566 * stack segment into account. But, it does the job for now. */
2567 if (pCtx->rsp >= pCtx->ss.u32Limit)
2568 return false;
2569 }
2570 }
2571 }
2572
2573 if (pVM->hm.s.vmx.fEnabled)
2574 {
2575 uint32_t mask;
2576
2577 /* if bit N is set in cr0_fixed0, then it must be set in the guest's cr0. */
2578 mask = (uint32_t)pVM->hm.s.vmx.Msrs.u64Cr0Fixed0;
2579 /* Note: We ignore the NE bit here on purpose; see vmmr0\hmr0.cpp for details. */
2580 mask &= ~X86_CR0_NE;
2581
2582 if (fSupportsRealMode)
2583 {
2584 /* Note: We ignore the PE & PG bits here on purpose; we emulate real and protected mode without paging. */
2585 mask &= ~(X86_CR0_PG|X86_CR0_PE);
2586 }
2587 else
2588 {
2589 /* We support protected mode without paging using identity mapping. */
2590 mask &= ~X86_CR0_PG;
2591 }
2592 if ((pCtx->cr0 & mask) != mask)
2593 return false;
2594
2595 /* if bit N is cleared in cr0_fixed1, then it must be zero in the guest's cr0. */
2596 mask = (uint32_t)~pVM->hm.s.vmx.Msrs.u64Cr0Fixed1;
2597 if ((pCtx->cr0 & mask) != 0)
2598 return false;
2599
2600 /* if bit N is set in cr4_fixed0, then it must be set in the guest's cr4. */
2601 mask = (uint32_t)pVM->hm.s.vmx.Msrs.u64Cr4Fixed0;
2602 mask &= ~X86_CR4_VMXE;
2603 if ((pCtx->cr4 & mask) != mask)
2604 return false;
2605
2606 /* if bit N is cleared in cr4_fixed1, then it must be zero in the guest's cr4. */
2607 mask = (uint32_t)~pVM->hm.s.vmx.Msrs.u64Cr4Fixed1;
2608 if ((pCtx->cr4 & mask) != 0)
2609 return false;
2610
2611 pVCpu->hm.s.fActive = true;
2612 return true;
2613 }
2614
2615 return false;
2616}
2617
2618
2619/**
2620 * Checks if we need to reschedule due to VMM device heap changes.
2621 *
2622 * @returns true if a reschedule is required, otherwise false.
2623 * @param pVM Pointer to the VM.
2624 * @param pCtx VM execution context.
2625 */
2626VMMR3_INT_DECL(bool) HMR3IsRescheduleRequired(PVM pVM, PCPUMCTX pCtx)
2627{
2628 /*
2629 * The VMM device heap is a requirement for emulating real-mode or protected-mode without paging
2630 * when the unrestricted guest execution feature is missing (VT-x only).
2631 */
2632 if ( pVM->hm.s.vmx.fEnabled
2633 && !pVM->hm.s.vmx.fUnrestrictedGuest
2634 && CPUMIsGuestInRealModeEx(pCtx)
2635 && !PDMVmmDevHeapIsEnabled(pVM))
2636 {
2637 return true;
2638 }
2639
2640 return false;
2641}
2642
2643
2644/**
2645 * Notification from EM about a rescheduling into hardware assisted execution
2646 * mode.
2647 *
2648 * @param pVCpu Pointer to the current VMCPU.
2649 */
2650VMMR3_INT_DECL(void) HMR3NotifyScheduled(PVMCPU pVCpu)
2651{
2652 VMCPU_HMCF_SET(pVCpu, HM_CHANGED_ALL_GUEST);
2653}
2654
2655
2656/**
2657 * Notification from EM about returning from instruction emulation (REM / EM).
2658 *
2659 * @param pVCpu Pointer to the VMCPU.
2660 */
2661VMMR3_INT_DECL(void) HMR3NotifyEmulated(PVMCPU pVCpu)
2662{
2663 VMCPU_HMCF_SET(pVCpu, HM_CHANGED_ALL_GUEST);
2664}
2665
2666
2667/**
2668 * Checks if we are currently using hardware accelerated raw mode.
2669 *
2670 * @returns true if hardware acceleration is being used, otherwise false.
2671 * @param pVCpu Pointer to the VMCPU.
2672 */
2673VMMR3_INT_DECL(bool) HMR3IsActive(PVMCPU pVCpu)
2674{
2675 return pVCpu->hm.s.fActive;
2676}
2677
2678
2679/**
2680 * External interface for querying whether hardware accelerated raw mode is
2681 * enabled.
2682 *
2683 * @returns true if VT-x or AMD-V is being used, otherwise false.
2684 * @param pUVM The user mode VM handle.
2685 * @sa HMIsEnabled, HMIsEnabledNotMacro.
2686 */
2687VMMR3DECL(bool) HMR3IsEnabled(PUVM pUVM)
2688{
2689 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2690 PVM pVM = pUVM->pVM;
2691 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2692 return pVM->fHMEnabled; /* Don't use the macro as the GUI may query us very very early. */
2693}
2694
2695
2696/**
2697 * External interface for querying whether VT-x is being used.
2698 *
2699 * @returns true if VT-x is being used, otherwise false.
2700 * @param pUVM The user mode VM handle.
2701 * @sa HMR3IsSvmEnabled, HMIsEnabled
2702 */
2703VMMR3DECL(bool) HMR3IsVmxEnabled(PUVM pUVM)
2704{
2705 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2706 PVM pVM = pUVM->pVM;
2707 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2708 return pVM->hm.s.vmx.fEnabled
2709 && pVM->hm.s.vmx.fSupported
2710 && pVM->fHMEnabled;
2711}
2712
2713
2714/**
2715 * External interface for querying whether AMD-V is being used.
2716 *
2717 * @returns true if VT-x is being used, otherwise false.
2718 * @param pUVM The user mode VM handle.
2719 * @sa HMR3IsVmxEnabled, HMIsEnabled
2720 */
2721VMMR3DECL(bool) HMR3IsSvmEnabled(PUVM pUVM)
2722{
2723 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2724 PVM pVM = pUVM->pVM;
2725 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2726 return pVM->hm.s.svm.fEnabled
2727 && pVM->hm.s.svm.fSupported
2728 && pVM->fHMEnabled;
2729}
2730
2731
2732/**
2733 * Checks if we are currently using nested paging.
2734 *
2735 * @returns true if nested paging is being used, otherwise false.
2736 * @param pUVM The user mode VM handle.
2737 */
2738VMMR3DECL(bool) HMR3IsNestedPagingActive(PUVM pUVM)
2739{
2740 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2741 PVM pVM = pUVM->pVM;
2742 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2743 return pVM->hm.s.fNestedPaging;
2744}
2745
2746
2747/**
2748 * Checks if we are currently using VPID in VT-x mode.
2749 *
2750 * @returns true if VPID is being used, otherwise false.
2751 * @param pUVM The user mode VM handle.
2752 */
2753VMMR3DECL(bool) HMR3IsVpidActive(PUVM pUVM)
2754{
2755 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2756 PVM pVM = pUVM->pVM;
2757 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2758 return pVM->hm.s.vmx.fVpid;
2759}
2760
2761
2762/**
2763 * Checks if we are currently using VT-x unrestricted execution,
2764 * aka UX.
2765 *
2766 * @returns true if UX is being used, otherwise false.
2767 * @param pUVM The user mode VM handle.
2768 */
2769VMMR3DECL(bool) HMR3IsUXActive(PUVM pUVM)
2770{
2771 UVM_ASSERT_VALID_EXT_RETURN(pUVM, false);
2772 PVM pVM = pUVM->pVM;
2773 VM_ASSERT_VALID_EXT_RETURN(pVM, false);
2774 return pVM->hm.s.vmx.fUnrestrictedGuest;
2775}
2776
2777
2778/**
2779 * Checks if internal events are pending. In that case we are not allowed to dispatch interrupts.
2780 *
2781 * @returns true if an internal event is pending, otherwise false.
2782 * @param pVM Pointer to the VM.
2783 */
2784VMMR3_INT_DECL(bool) HMR3IsEventPending(PVMCPU pVCpu)
2785{
2786 return HMIsEnabled(pVCpu->pVMR3) && pVCpu->hm.s.Event.fPending;
2787}
2788
2789
2790/**
2791 * Checks if the VMX-preemption timer is being used.
2792 *
2793 * @returns true if the VMX-preemption timer is being used, otherwise false.
2794 * @param pVM Pointer to the VM.
2795 */
2796VMMR3_INT_DECL(bool) HMR3IsVmxPreemptionTimerUsed(PVM pVM)
2797{
2798 return HMIsEnabled(pVM)
2799 && pVM->hm.s.vmx.fEnabled
2800 && pVM->hm.s.vmx.fUsePreemptTimer;
2801}
2802
2803
2804/**
2805 * Restart an I/O instruction that was refused in ring-0
2806 *
2807 * @returns Strict VBox status code. Informational status codes other than the one documented
2808 * here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
2809 * @retval VINF_SUCCESS Success.
2810 * @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
2811 * status code must be passed on to EM.
2812 * @retval VERR_NOT_FOUND if no pending I/O instruction.
2813 *
2814 * @param pVM Pointer to the VM.
2815 * @param pVCpu Pointer to the VMCPU.
2816 * @param pCtx Pointer to the guest CPU context.
2817 */
2818VMMR3_INT_DECL(VBOXSTRICTRC) HMR3RestartPendingIOInstr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2819{
2820 HMPENDINGIO enmType = pVCpu->hm.s.PendingIO.enmType;
2821
2822 pVCpu->hm.s.PendingIO.enmType = HMPENDINGIO_INVALID;
2823
2824 if ( pVCpu->hm.s.PendingIO.GCPtrRip != pCtx->rip
2825 || enmType == HMPENDINGIO_INVALID)
2826 return VERR_NOT_FOUND;
2827
2828 VBOXSTRICTRC rcStrict;
2829 switch (enmType)
2830 {
2831 case HMPENDINGIO_PORT_READ:
2832 {
2833 uint32_t uAndVal = pVCpu->hm.s.PendingIO.s.Port.uAndVal;
2834 uint32_t u32Val = 0;
2835
2836 rcStrict = IOMIOPortRead(pVM, pVCpu, pVCpu->hm.s.PendingIO.s.Port.uPort,
2837 &u32Val,
2838 pVCpu->hm.s.PendingIO.s.Port.cbSize);
2839 if (IOM_SUCCESS(rcStrict))
2840 {
2841 /* Write back to the EAX register. */
2842 pCtx->eax = (pCtx->eax & ~uAndVal) | (u32Val & uAndVal);
2843 pCtx->rip = pVCpu->hm.s.PendingIO.GCPtrRipNext;
2844 }
2845 break;
2846 }
2847
2848 case HMPENDINGIO_PORT_WRITE:
2849 rcStrict = IOMIOPortWrite(pVM, pVCpu, pVCpu->hm.s.PendingIO.s.Port.uPort,
2850 pCtx->eax & pVCpu->hm.s.PendingIO.s.Port.uAndVal,
2851 pVCpu->hm.s.PendingIO.s.Port.cbSize);
2852 if (IOM_SUCCESS(rcStrict))
2853 pCtx->rip = pVCpu->hm.s.PendingIO.GCPtrRipNext;
2854 break;
2855
2856 default:
2857 AssertLogRelFailedReturn(VERR_HM_UNKNOWN_IO_INSTRUCTION);
2858 }
2859
2860 if (IOM_SUCCESS(rcStrict))
2861 {
2862 /*
2863 * Check for I/O breakpoints.
2864 */
2865 uint32_t const uDr7 = pCtx->dr[7];
2866 if ( ( (uDr7 & X86_DR7_ENABLED_MASK)
2867 && X86_DR7_ANY_RW_IO(uDr7)
2868 && (pCtx->cr4 & X86_CR4_DE))
2869 || DBGFBpIsHwIoArmed(pVM))
2870 {
2871 VBOXSTRICTRC rcStrict2 = DBGFBpCheckIo(pVM, pVCpu, pCtx, pVCpu->hm.s.PendingIO.s.Port.uPort,
2872 pVCpu->hm.s.PendingIO.s.Port.cbSize);
2873 if (rcStrict2 == VINF_EM_RAW_GUEST_TRAP)
2874 rcStrict2 = TRPMAssertTrap(pVCpu, X86_XCPT_DB, TRPM_TRAP);
2875 /* rcStrict is VINF_SUCCESS or in [VINF_EM_FIRST..VINF_EM_LAST]. */
2876 else if (rcStrict2 != VINF_SUCCESS && (rcStrict == VINF_SUCCESS || rcStrict2 < rcStrict))
2877 rcStrict = rcStrict2;
2878 }
2879 }
2880 return rcStrict;
2881}
2882
2883
2884/**
2885 * Check fatal VT-x/AMD-V error and produce some meaningful
2886 * log release message.
2887 *
2888 * @param pVM Pointer to the VM.
2889 * @param iStatusCode VBox status code.
2890 */
2891VMMR3_INT_DECL(void) HMR3CheckError(PVM pVM, int iStatusCode)
2892{
2893 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2894 {
2895 PVMCPU pVCpu = &pVM->aCpus[i];
2896 switch (iStatusCode)
2897 {
2898 case VERR_VMX_INVALID_VMCS_FIELD:
2899 break;
2900
2901 case VERR_VMX_INVALID_VMCS_PTR:
2902 LogRel(("HM: VERR_VMX_INVALID_VMCS_PTR:\n"));
2903 LogRel(("HM: CPU[%u] Current pointer %#RGp vs %#RGp\n", i, pVCpu->hm.s.vmx.LastError.u64VMCSPhys,
2904 pVCpu->hm.s.vmx.HCPhysVmcs));
2905 LogRel(("HM: CPU[%u] Current VMCS version %#x\n", i, pVCpu->hm.s.vmx.LastError.u32VMCSRevision));
2906 LogRel(("HM: CPU[%u] Entered Host Cpu %u\n", i, pVCpu->hm.s.vmx.LastError.idEnteredCpu));
2907 LogRel(("HM: CPU[%u] Current Host Cpu %u\n", i, pVCpu->hm.s.vmx.LastError.idCurrentCpu));
2908 break;
2909
2910 case VERR_VMX_UNABLE_TO_START_VM:
2911 LogRel(("HM: VERR_VMX_UNABLE_TO_START_VM:\n"));
2912 LogRel(("HM: CPU[%u] Instruction error %#x\n", i, pVCpu->hm.s.vmx.LastError.u32InstrError));
2913 LogRel(("HM: CPU[%u] Exit reason %#x\n", i, pVCpu->hm.s.vmx.LastError.u32ExitReason));
2914
2915 if ( pVM->aCpus[i].hm.s.vmx.LastError.u32InstrError == VMX_ERROR_VMLAUCH_NON_CLEAR_VMCS
2916 || pVM->aCpus[i].hm.s.vmx.LastError.u32InstrError == VMX_ERROR_VMRESUME_NON_LAUNCHED_VMCS)
2917 {
2918 LogRel(("HM: CPU[%u] Entered Host Cpu %u\n", i, pVCpu->hm.s.vmx.LastError.idEnteredCpu));
2919 LogRel(("HM: CPU[%u] Current Host Cpu %u\n", i, pVCpu->hm.s.vmx.LastError.idCurrentCpu));
2920 }
2921 else if (pVM->aCpus[i].hm.s.vmx.LastError.u32InstrError == VMX_ERROR_VMENTRY_INVALID_CONTROL_FIELDS)
2922 {
2923 LogRel(("HM: CPU[%u] PinCtls %#RX32\n", i, pVCpu->hm.s.vmx.u32PinCtls));
2924 LogRel(("HM: CPU[%u] ProcCtls %#RX32\n", i, pVCpu->hm.s.vmx.u32ProcCtls));
2925 LogRel(("HM: CPU[%u] ProcCtls2 %#RX32\n", i, pVCpu->hm.s.vmx.u32ProcCtls2));
2926 LogRel(("HM: CPU[%u] EntryCtls %#RX32\n", i, pVCpu->hm.s.vmx.u32EntryCtls));
2927 LogRel(("HM: CPU[%u] ExitCtls %#RX32\n", i, pVCpu->hm.s.vmx.u32ExitCtls));
2928 LogRel(("HM: CPU[%u] MSRBitmapPhys %#RHp\n", i, pVCpu->hm.s.vmx.HCPhysMsrBitmap));
2929#ifdef VBOX_WITH_AUTO_MSR_LOAD_RESTORE
2930 LogRel(("HM: CPU[%u] GuestMSRPhys %#RHp\n", i, pVCpu->hm.s.vmx.HCPhysGuestMsr));
2931 LogRel(("HM: CPU[%u] HostMsrPhys %#RHp\n", i, pVCpu->hm.s.vmx.HCPhysHostMsr));
2932 LogRel(("HM: CPU[%u] cGuestMSRs %u\n", i, pVCpu->hm.s.vmx.cGuestMsrs));
2933#endif
2934 }
2935 /** @todo Log VM-entry event injection control fields
2936 * VMX_VMCS_CTRL_ENTRY_IRQ_INFO, VMX_VMCS_CTRL_ENTRY_EXCEPTION_ERRCODE
2937 * and VMX_VMCS_CTRL_ENTRY_INSTR_LENGTH from the VMCS. */
2938 break;
2939
2940 case VERR_VMX_INVALID_VMXON_PTR:
2941 break;
2942
2943 case VERR_HM_UNSUPPORTED_CPU_FEATURE_COMBO:
2944 case VERR_VMX_INVALID_GUEST_STATE:
2945 case VERR_VMX_UNEXPECTED_EXIT_CODE:
2946 case VERR_SVM_UNKNOWN_EXIT:
2947 case VERR_SVM_UNEXPECTED_EXIT:
2948 case VERR_SVM_UNEXPECTED_PATCH_TYPE:
2949 case VERR_SVM_UNEXPECTED_XCPT_EXIT:
2950 {
2951 LogRel(("HM: CPU[%u] HM error %#x (%u)\n", i, pVCpu->hm.s.u32HMError, pVCpu->hm.s.u32HMError));
2952 break;
2953 }
2954 }
2955 }
2956
2957 if (iStatusCode == VERR_VMX_UNABLE_TO_START_VM)
2958 {
2959 LogRel(("VERR_VMX_UNABLE_TO_START_VM: VM-entry allowed %#RX32\n", pVM->hm.s.vmx.Msrs.VmxEntry.n.allowed1));
2960 LogRel(("VERR_VMX_UNABLE_TO_START_VM: VM-entry disallowed %#RX32\n", pVM->hm.s.vmx.Msrs.VmxEntry.n.disallowed0));
2961 }
2962}
2963
2964
2965/**
2966 * Execute state save operation.
2967 *
2968 * @returns VBox status code.
2969 * @param pVM Pointer to the VM.
2970 * @param pSSM SSM operation handle.
2971 */
2972static DECLCALLBACK(int) hmR3Save(PVM pVM, PSSMHANDLE pSSM)
2973{
2974 int rc;
2975
2976 Log(("hmR3Save:\n"));
2977
2978 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2979 {
2980 /*
2981 * Save the basic bits - fortunately all the other things can be resynced on load.
2982 */
2983 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.Event.fPending);
2984 AssertRCReturn(rc, rc);
2985 rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hm.s.Event.u32ErrCode);
2986 AssertRCReturn(rc, rc);
2987 rc = SSMR3PutU64(pSSM, pVM->aCpus[i].hm.s.Event.u64IntrInfo);
2988 AssertRCReturn(rc, rc);
2989
2990 /** @todo We only need to save pVM->aCpus[i].hm.s.vmx.fWasInRealMode and
2991 * perhaps not even that (the initial value of @c true is safe. */
2992 uint32_t u32Dummy = PGMMODE_REAL;
2993 rc = SSMR3PutU32(pSSM, u32Dummy);
2994 AssertRCReturn(rc, rc);
2995 rc = SSMR3PutU32(pSSM, u32Dummy);
2996 AssertRCReturn(rc, rc);
2997 rc = SSMR3PutU32(pSSM, u32Dummy);
2998 AssertRCReturn(rc, rc);
2999 }
3000
3001#ifdef VBOX_HM_WITH_GUEST_PATCHING
3002 rc = SSMR3PutGCPtr(pSSM, pVM->hm.s.pGuestPatchMem);
3003 AssertRCReturn(rc, rc);
3004 rc = SSMR3PutGCPtr(pSSM, pVM->hm.s.pFreeGuestPatchMem);
3005 AssertRCReturn(rc, rc);
3006 rc = SSMR3PutU32(pSSM, pVM->hm.s.cbGuestPatchMem);
3007 AssertRCReturn(rc, rc);
3008
3009 /* Store all the guest patch records too. */
3010 rc = SSMR3PutU32(pSSM, pVM->hm.s.cPatches);
3011 AssertRCReturn(rc, rc);
3012
3013 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
3014 {
3015 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
3016
3017 rc = SSMR3PutU32(pSSM, pPatch->Core.Key);
3018 AssertRCReturn(rc, rc);
3019
3020 rc = SSMR3PutMem(pSSM, pPatch->aOpcode, sizeof(pPatch->aOpcode));
3021 AssertRCReturn(rc, rc);
3022
3023 rc = SSMR3PutU32(pSSM, pPatch->cbOp);
3024 AssertRCReturn(rc, rc);
3025
3026 rc = SSMR3PutMem(pSSM, pPatch->aNewOpcode, sizeof(pPatch->aNewOpcode));
3027 AssertRCReturn(rc, rc);
3028
3029 rc = SSMR3PutU32(pSSM, pPatch->cbNewOp);
3030 AssertRCReturn(rc, rc);
3031
3032 AssertCompileSize(HMTPRINSTR, 4);
3033 rc = SSMR3PutU32(pSSM, (uint32_t)pPatch->enmType);
3034 AssertRCReturn(rc, rc);
3035
3036 rc = SSMR3PutU32(pSSM, pPatch->uSrcOperand);
3037 AssertRCReturn(rc, rc);
3038
3039 rc = SSMR3PutU32(pSSM, pPatch->uDstOperand);
3040 AssertRCReturn(rc, rc);
3041
3042 rc = SSMR3PutU32(pSSM, pPatch->pJumpTarget);
3043 AssertRCReturn(rc, rc);
3044
3045 rc = SSMR3PutU32(pSSM, pPatch->cFaults);
3046 AssertRCReturn(rc, rc);
3047 }
3048#endif
3049 return VINF_SUCCESS;
3050}
3051
3052
3053/**
3054 * Execute state load operation.
3055 *
3056 * @returns VBox status code.
3057 * @param pVM Pointer to the VM.
3058 * @param pSSM SSM operation handle.
3059 * @param uVersion Data layout version.
3060 * @param uPass The data pass.
3061 */
3062static DECLCALLBACK(int) hmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
3063{
3064 int rc;
3065
3066 Log(("hmR3Load:\n"));
3067 Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
3068
3069 /*
3070 * Validate version.
3071 */
3072 if ( uVersion != HM_SSM_VERSION
3073 && uVersion != HM_SSM_VERSION_NO_PATCHING
3074 && uVersion != HM_SSM_VERSION_2_0_X)
3075 {
3076 AssertMsgFailed(("hmR3Load: Invalid version uVersion=%d!\n", uVersion));
3077 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
3078 }
3079 for (VMCPUID i = 0; i < pVM->cCpus; i++)
3080 {
3081 rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hm.s.Event.fPending);
3082 AssertRCReturn(rc, rc);
3083 rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hm.s.Event.u32ErrCode);
3084 AssertRCReturn(rc, rc);
3085 rc = SSMR3GetU64(pSSM, &pVM->aCpus[i].hm.s.Event.u64IntrInfo);
3086 AssertRCReturn(rc, rc);
3087
3088 if (uVersion >= HM_SSM_VERSION_NO_PATCHING)
3089 {
3090 uint32_t val;
3091 /** @todo See note in hmR3Save(). */
3092 rc = SSMR3GetU32(pSSM, &val);
3093 AssertRCReturn(rc, rc);
3094 rc = SSMR3GetU32(pSSM, &val);
3095 AssertRCReturn(rc, rc);
3096 rc = SSMR3GetU32(pSSM, &val);
3097 AssertRCReturn(rc, rc);
3098 }
3099 }
3100#ifdef VBOX_HM_WITH_GUEST_PATCHING
3101 if (uVersion > HM_SSM_VERSION_NO_PATCHING)
3102 {
3103 rc = SSMR3GetGCPtr(pSSM, &pVM->hm.s.pGuestPatchMem);
3104 AssertRCReturn(rc, rc);
3105 rc = SSMR3GetGCPtr(pSSM, &pVM->hm.s.pFreeGuestPatchMem);
3106 AssertRCReturn(rc, rc);
3107 rc = SSMR3GetU32(pSSM, &pVM->hm.s.cbGuestPatchMem);
3108 AssertRCReturn(rc, rc);
3109
3110 /* Fetch all TPR patch records. */
3111 rc = SSMR3GetU32(pSSM, &pVM->hm.s.cPatches);
3112 AssertRCReturn(rc, rc);
3113
3114 for (unsigned i = 0; i < pVM->hm.s.cPatches; i++)
3115 {
3116 PHMTPRPATCH pPatch = &pVM->hm.s.aPatches[i];
3117
3118 rc = SSMR3GetU32(pSSM, &pPatch->Core.Key);
3119 AssertRCReturn(rc, rc);
3120
3121 rc = SSMR3GetMem(pSSM, pPatch->aOpcode, sizeof(pPatch->aOpcode));
3122 AssertRCReturn(rc, rc);
3123
3124 rc = SSMR3GetU32(pSSM, &pPatch->cbOp);
3125 AssertRCReturn(rc, rc);
3126
3127 rc = SSMR3GetMem(pSSM, pPatch->aNewOpcode, sizeof(pPatch->aNewOpcode));
3128 AssertRCReturn(rc, rc);
3129
3130 rc = SSMR3GetU32(pSSM, &pPatch->cbNewOp);
3131 AssertRCReturn(rc, rc);
3132
3133 rc = SSMR3GetU32(pSSM, (uint32_t *)&pPatch->enmType);
3134 AssertRCReturn(rc, rc);
3135
3136 if (pPatch->enmType == HMTPRINSTR_JUMP_REPLACEMENT)
3137 pVM->hm.s.fTPRPatchingActive = true;
3138
3139 Assert(pPatch->enmType == HMTPRINSTR_JUMP_REPLACEMENT || pVM->hm.s.fTPRPatchingActive == false);
3140
3141 rc = SSMR3GetU32(pSSM, &pPatch->uSrcOperand);
3142 AssertRCReturn(rc, rc);
3143
3144 rc = SSMR3GetU32(pSSM, &pPatch->uDstOperand);
3145 AssertRCReturn(rc, rc);
3146
3147 rc = SSMR3GetU32(pSSM, &pPatch->cFaults);
3148 AssertRCReturn(rc, rc);
3149
3150 rc = SSMR3GetU32(pSSM, &pPatch->pJumpTarget);
3151 AssertRCReturn(rc, rc);
3152
3153 Log(("hmR3Load: patch %d\n", i));
3154 Log(("Key = %x\n", pPatch->Core.Key));
3155 Log(("cbOp = %d\n", pPatch->cbOp));
3156 Log(("cbNewOp = %d\n", pPatch->cbNewOp));
3157 Log(("type = %d\n", pPatch->enmType));
3158 Log(("srcop = %d\n", pPatch->uSrcOperand));
3159 Log(("dstop = %d\n", pPatch->uDstOperand));
3160 Log(("cFaults = %d\n", pPatch->cFaults));
3161 Log(("target = %x\n", pPatch->pJumpTarget));
3162 rc = RTAvloU32Insert(&pVM->hm.s.PatchTree, &pPatch->Core);
3163 AssertRC(rc);
3164 }
3165 }
3166#endif
3167
3168 return VINF_SUCCESS;
3169}
3170
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette