VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/IOM.cpp@ 58122

Last change on this file since 58122 was 58122, checked in by vboxsync, 9 years ago

VMM: Made @param pVM more uniform and to the point.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 78.8 KB
Line 
1/* $Id: IOM.cpp 58122 2015-10-08 17:11:58Z vboxsync $ */
2/** @file
3 * IOM - Input / Output Monitor.
4 */
5
6/*
7 * Copyright (C) 2006-2015 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/** @page pg_iom IOM - The Input / Output Monitor
20 *
21 * The input/output monitor will handle I/O exceptions routing them to the
22 * appropriate device. It implements an API to register and deregister virtual
23 * I/0 port handlers and memory mapped I/O handlers. A handler is PDM devices
24 * and a set of callback functions.
25 *
26 * @see grp_iom
27 *
28 *
29 * @section sec_iom_rawmode Raw-Mode
30 *
31 * In raw-mode I/O port access is trapped (\#GP(0)) by ensuring that the actual
32 * IOPL is 0 regardless of what the guest IOPL is. The \#GP handler use the
33 * disassembler (DIS) to figure which instruction caused it (there are a number
34 * of instructions in addition to the I/O ones) and if it's an I/O port access
35 * it will hand it to IOMRCIOPortHandler (via EMInterpretPortIO).
36 * IOMRCIOPortHandler will lookup the port in the AVL tree of registered
37 * handlers. If found, the handler will be called otherwise default action is
38 * taken. (Default action is to write into the void and read all set bits.)
39 *
40 * Memory Mapped I/O (MMIO) is implemented as a slightly special case of PGM
41 * access handlers. An MMIO range is registered with IOM which then registers it
42 * with the PGM access handler sub-system. The access handler catches all
43 * access and will be called in the context of a \#PF handler. In RC and R0 this
44 * handler is iomMmioPfHandler while in ring-3 it's iomR3MmioHandler (although
45 * in ring-3 there can be alternative ways). iomMmioPfHandler will attempt to
46 * emulate the instruction that is doing the access and pass the corresponding
47 * reads / writes to the device.
48 *
49 * Emulating I/O port access is less complex and should be slightly faster than
50 * emulating MMIO, so in most cases we should encourage the OS to use port I/O.
51 * Devices which are frequently accessed should register GC handlers to speed up
52 * execution.
53 *
54 *
55 * @section sec_iom_hm Hardware Assisted Virtualization Mode
56 *
57 * When running in hardware assisted virtualization mode we'll be doing much the
58 * same things as in raw-mode. The main difference is that we're running in the
59 * host ring-0 context and that we don't get faults (\#GP(0) and \#PG) but
60 * exits.
61 *
62 *
63 * @section sec_iom_rem Recompiled Execution Mode
64 *
65 * When running in the recompiler things are different. I/O port access is
66 * handled by calling IOMIOPortRead and IOMIOPortWrite directly. While MMIO can
67 * be handled in one of two ways. The normal way is that we have a registered a
68 * special RAM range with the recompiler and in the three callbacks (for byte,
69 * word and dword access) we call IOMMMIORead and IOMMMIOWrite directly. The
70 * alternative ways that the physical memory access which goes via PGM will take
71 * care of it by calling iomR3MmioHandler via the PGM access handler machinery
72 * - this shouldn't happen but it is an alternative...
73 *
74 *
75 * @section sec_iom_other Other Accesses
76 *
77 * I/O ports aren't really exposed in any other way, unless you count the
78 * instruction interpreter in EM, but that's just what we're doing in the
79 * raw-mode \#GP(0) case really. Now, it's possible to call IOMIOPortRead and
80 * IOMIOPortWrite directly to talk to a device, but this is really bad behavior
81 * and should only be done as temporary hacks (the PC BIOS device used to setup
82 * the CMOS this way back in the dark ages).
83 *
84 * MMIO has similar direct routes as the I/O ports and these shouldn't be used
85 * for the same reasons and with the same restrictions. OTOH since MMIO is
86 * mapped into the physical memory address space, it can be accessed in a number
87 * of ways thru PGM.
88 *
89 */
90
91/** @todo MMIO - simplifying the device end.
92 * - Add a return status for doing DBGFSTOP on access where there are no known
93 * registers.
94 * -
95 *
96 * */
97
98
99/*********************************************************************************************************************************
100* Header Files *
101*********************************************************************************************************************************/
102#define LOG_GROUP LOG_GROUP_IOM
103#include <VBox/vmm/iom.h>
104#include <VBox/vmm/cpum.h>
105#include <VBox/vmm/pgm.h>
106#include <VBox/sup.h>
107#include <VBox/vmm/hm.h>
108#include <VBox/vmm/mm.h>
109#include <VBox/vmm/stam.h>
110#include <VBox/vmm/dbgf.h>
111#include <VBox/vmm/pdmapi.h>
112#include <VBox/vmm/pdmdev.h>
113#include "IOMInternal.h"
114#include <VBox/vmm/vm.h>
115
116#include <VBox/param.h>
117#include <iprt/assert.h>
118#include <iprt/alloc.h>
119#include <iprt/string.h>
120#include <VBox/log.h>
121#include <VBox/err.h>
122
123#include "IOMInline.h"
124
125
126/*********************************************************************************************************************************
127* Internal Functions *
128*********************************************************************************************************************************/
129static void iomR3FlushCache(PVM pVM);
130static DECLCALLBACK(int) iomR3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser);
131static DECLCALLBACK(int) iomR3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser);
132static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
133static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
134static FNIOMIOPORTIN iomR3IOPortDummyIn;
135static FNIOMIOPORTOUT iomR3IOPortDummyOut;
136static FNIOMIOPORTINSTRING iomR3IOPortDummyInStr;
137static FNIOMIOPORTOUTSTRING iomR3IOPortDummyOutStr;
138
139#ifdef VBOX_WITH_STATISTICS
140static const char *iomR3IOPortGetStandardName(RTIOPORT Port);
141#endif
142
143
144/**
145 * Initializes the IOM.
146 *
147 * @returns VBox status code.
148 * @param pVM The cross context VM structure.
149 */
150VMMR3_INT_DECL(int) IOMR3Init(PVM pVM)
151{
152 LogFlow(("IOMR3Init:\n"));
153
154 /*
155 * Assert alignment and sizes.
156 */
157 AssertCompileMemberAlignment(VM, iom.s, 32);
158 AssertCompile(sizeof(pVM->iom.s) <= sizeof(pVM->iom.padding));
159 AssertCompileMemberAlignment(IOM, CritSect, sizeof(uintptr_t));
160
161 /*
162 * Setup any fixed pointers and offsets.
163 */
164 pVM->iom.s.offVM = RT_OFFSETOF(VM, iom);
165
166 /*
167 * Initialize the REM critical section.
168 */
169#ifdef IOM_WITH_CRIT_SECT_RW
170 int rc = PDMR3CritSectRwInit(pVM, &pVM->iom.s.CritSect, RT_SRC_POS, "IOM Lock");
171#else
172 int rc = PDMR3CritSectInit(pVM, &pVM->iom.s.CritSect, RT_SRC_POS, "IOM Lock");
173#endif
174 AssertRCReturn(rc, rc);
175
176 /*
177 * Allocate the trees structure.
178 */
179 rc = MMHyperAlloc(pVM, sizeof(*pVM->iom.s.pTreesR3), 0, MM_TAG_IOM, (void **)&pVM->iom.s.pTreesR3);
180 if (RT_SUCCESS(rc))
181 {
182 pVM->iom.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->iom.s.pTreesR3);
183 pVM->iom.s.pTreesR0 = MMHyperR3ToR0(pVM, pVM->iom.s.pTreesR3);
184
185 /*
186 * Register the MMIO access handler type.
187 */
188 rc = PGMR3HandlerPhysicalTypeRegister(pVM, PGMPHYSHANDLERKIND_MMIO,
189 iomMmioHandler,
190 NULL, "iomMmioHandler", "iomMmioPfHandler",
191 NULL, "iomMmioHandler", "iomMmioPfHandler",
192 "MMIO", &pVM->iom.s.hMmioHandlerType);
193 AssertRC(rc);
194 if (RT_SUCCESS(rc))
195 {
196
197 /*
198 * Info.
199 */
200 DBGFR3InfoRegisterInternal(pVM, "ioport", "Dumps all IOPort ranges. No arguments.", &iomR3IOPortInfo);
201 DBGFR3InfoRegisterInternal(pVM, "mmio", "Dumps all MMIO ranges. No arguments.", &iomR3MMIOInfo);
202
203 /*
204 * Statistics.
205 */
206 STAM_REG(pVM, &pVM->iom.s.StatRZMMIOHandler, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler", STAMUNIT_TICKS_PER_CALL, "Profiling of the iomMmioPfHandler() body, only success calls.");
207 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO1Byte, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access1", STAMUNIT_OCCURENCES, "MMIO access by 1 byte counter.");
208 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO2Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access2", STAMUNIT_OCCURENCES, "MMIO access by 2 bytes counter.");
209 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO4Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access4", STAMUNIT_OCCURENCES, "MMIO access by 4 bytes counter.");
210 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO8Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access8", STAMUNIT_OCCURENCES, "MMIO access by 8 bytes counter.");
211 STAM_REG(pVM, &pVM->iom.s.StatRZMMIOFailures, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/MMIOFailures", STAMUNIT_OCCURENCES, "Number of times iomMmioPfHandler() didn't service the request.");
212 STAM_REG(pVM, &pVM->iom.s.StatRZInstMov, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOV", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOV instruction emulation.");
213 STAM_REG(pVM, &pVM->iom.s.StatRZInstCmp, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/CMP", STAMUNIT_TICKS_PER_CALL, "Profiling of the CMP instruction emulation.");
214 STAM_REG(pVM, &pVM->iom.s.StatRZInstAnd, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/AND", STAMUNIT_TICKS_PER_CALL, "Profiling of the AND instruction emulation.");
215 STAM_REG(pVM, &pVM->iom.s.StatRZInstOr, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/OR", STAMUNIT_TICKS_PER_CALL, "Profiling of the OR instruction emulation.");
216 STAM_REG(pVM, &pVM->iom.s.StatRZInstXor, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/XOR", STAMUNIT_TICKS_PER_CALL, "Profiling of the XOR instruction emulation.");
217 STAM_REG(pVM, &pVM->iom.s.StatRZInstBt, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/BT", STAMUNIT_TICKS_PER_CALL, "Profiling of the BT instruction emulation.");
218 STAM_REG(pVM, &pVM->iom.s.StatRZInstTest, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/TEST", STAMUNIT_TICKS_PER_CALL, "Profiling of the TEST instruction emulation.");
219 STAM_REG(pVM, &pVM->iom.s.StatRZInstXchg, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/XCHG", STAMUNIT_TICKS_PER_CALL, "Profiling of the XCHG instruction emulation.");
220 STAM_REG(pVM, &pVM->iom.s.StatRZInstStos, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/STOS", STAMUNIT_TICKS_PER_CALL, "Profiling of the STOS instruction emulation.");
221 STAM_REG(pVM, &pVM->iom.s.StatRZInstLods, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/LODS", STAMUNIT_TICKS_PER_CALL, "Profiling of the LODS instruction emulation.");
222#ifdef IOM_WITH_MOVS_SUPPORT
223 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovs, STAMTYPE_PROFILE_ADV, "/IOM/RZ-MMIOHandler/Inst/MOVS", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation.");
224 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsToMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/ToMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - Mem2MMIO.");
225 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsFromMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/FromMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2Mem.");
226 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/MMIO2MMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2MMIO.");
227#endif
228 STAM_REG(pVM, &pVM->iom.s.StatRZInstOther, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Inst/Other", STAMUNIT_OCCURENCES, "Other instructions counter.");
229 STAM_REG(pVM, &pVM->iom.s.StatR3MMIOHandler, STAMTYPE_COUNTER, "/IOM/R3-MMIOHandler", STAMUNIT_OCCURENCES, "Number of calls to iomR3MmioHandler.");
230 STAM_REG(pVM, &pVM->iom.s.StatInstIn, STAMTYPE_COUNTER, "/IOM/IOWork/In", STAMUNIT_OCCURENCES, "Counter of any IN instructions.");
231 STAM_REG(pVM, &pVM->iom.s.StatInstOut, STAMTYPE_COUNTER, "/IOM/IOWork/Out", STAMUNIT_OCCURENCES, "Counter of any OUT instructions.");
232 STAM_REG(pVM, &pVM->iom.s.StatInstIns, STAMTYPE_COUNTER, "/IOM/IOWork/Ins", STAMUNIT_OCCURENCES, "Counter of any INS instructions.");
233 STAM_REG(pVM, &pVM->iom.s.StatInstOuts, STAMTYPE_COUNTER, "/IOM/IOWork/Outs", STAMUNIT_OCCURENCES, "Counter of any OUTS instructions.");
234 }
235 }
236
237 /* Redundant, but just in case we change something in the future */
238 iomR3FlushCache(pVM);
239
240 LogFlow(("IOMR3Init: returns %Rrc\n", rc));
241 return rc;
242}
243
244
245/**
246 * Flushes the IOM port & statistics lookup cache
247 *
248 * @param pVM The cross context VM structure.
249 */
250static void iomR3FlushCache(PVM pVM)
251{
252 /*
253 * Since all relevant (1) cache use requires at least read access to the
254 * critical section, we can exclude all other EMTs by grabbing exclusive
255 * access to the critical section and then safely update the caches of
256 * other EMTs.
257 * (1) The irrelvant access not holding the lock is in assertion code.
258 */
259 IOM_LOCK_EXCL(pVM);
260 VMCPUID iCpu = pVM->cCpus;
261 while (iCpu-- > 0)
262 {
263 PVMCPU pVCpu = &pVM->aCpus[iCpu];
264 pVCpu->iom.s.pRangeLastReadR0 = NIL_RTR0PTR;
265 pVCpu->iom.s.pRangeLastWriteR0 = NIL_RTR0PTR;
266 pVCpu->iom.s.pStatsLastReadR0 = NIL_RTR0PTR;
267 pVCpu->iom.s.pStatsLastWriteR0 = NIL_RTR0PTR;
268 pVCpu->iom.s.pMMIORangeLastR0 = NIL_RTR0PTR;
269 pVCpu->iom.s.pMMIOStatsLastR0 = NIL_RTR0PTR;
270
271 pVCpu->iom.s.pRangeLastReadR3 = NULL;
272 pVCpu->iom.s.pRangeLastWriteR3 = NULL;
273 pVCpu->iom.s.pStatsLastReadR3 = NULL;
274 pVCpu->iom.s.pStatsLastWriteR3 = NULL;
275 pVCpu->iom.s.pMMIORangeLastR3 = NULL;
276 pVCpu->iom.s.pMMIOStatsLastR3 = NULL;
277
278 pVCpu->iom.s.pRangeLastReadRC = NIL_RTRCPTR;
279 pVCpu->iom.s.pRangeLastWriteRC = NIL_RTRCPTR;
280 pVCpu->iom.s.pStatsLastReadRC = NIL_RTRCPTR;
281 pVCpu->iom.s.pStatsLastWriteRC = NIL_RTRCPTR;
282 pVCpu->iom.s.pMMIORangeLastRC = NIL_RTRCPTR;
283 pVCpu->iom.s.pMMIOStatsLastRC = NIL_RTRCPTR;
284 }
285
286 IOM_UNLOCK_EXCL(pVM);
287}
288
289
290/**
291 * The VM is being reset.
292 *
293 * @param pVM The cross context VM structure.
294 */
295VMMR3_INT_DECL(void) IOMR3Reset(PVM pVM)
296{
297 iomR3FlushCache(pVM);
298}
299
300
301/**
302 * Applies relocations to data and code managed by this
303 * component. This function will be called at init and
304 * whenever the VMM need to relocate it self inside the GC.
305 *
306 * The IOM will update the addresses used by the switcher.
307 *
308 * @param pVM The cross context VM structure.
309 * @param offDelta Relocation delta relative to old location.
310 */
311VMMR3_INT_DECL(void) IOMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
312{
313 LogFlow(("IOMR3Relocate: offDelta=%d\n", offDelta));
314
315 /*
316 * Apply relocations to the GC callbacks.
317 */
318 pVM->iom.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->iom.s.pTreesR3);
319 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeRC, true, iomR3RelocateIOPortCallback, &offDelta);
320 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesR3->MMIOTree, true, iomR3RelocateMMIOCallback, &offDelta);
321
322 /*
323 * Reset the raw-mode cache (don't bother relocating it).
324 */
325 VMCPUID iCpu = pVM->cCpus;
326 while (iCpu-- > 0)
327 {
328 PVMCPU pVCpu = &pVM->aCpus[iCpu];
329 pVCpu->iom.s.pRangeLastReadRC = NIL_RTRCPTR;
330 pVCpu->iom.s.pRangeLastWriteRC = NIL_RTRCPTR;
331 pVCpu->iom.s.pStatsLastReadRC = NIL_RTRCPTR;
332 pVCpu->iom.s.pStatsLastWriteRC = NIL_RTRCPTR;
333 pVCpu->iom.s.pMMIORangeLastRC = NIL_RTRCPTR;
334 pVCpu->iom.s.pMMIOStatsLastRC = NIL_RTRCPTR;
335 }
336}
337
338
339/**
340 * Callback function for relocating a I/O port range.
341 *
342 * @returns 0 (continue enum)
343 * @param pNode Pointer to a IOMIOPORTRANGERC node.
344 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
345 * not certain the delta will fit in a void pointer for all possible configs.
346 */
347static DECLCALLBACK(int) iomR3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser)
348{
349 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)pNode;
350 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
351
352 Assert(pRange->pDevIns);
353 pRange->pDevIns += offDelta;
354 if (pRange->pfnOutCallback)
355 pRange->pfnOutCallback += offDelta;
356 if (pRange->pfnInCallback)
357 pRange->pfnInCallback += offDelta;
358 if (pRange->pfnOutStrCallback)
359 pRange->pfnOutStrCallback += offDelta;
360 if (pRange->pfnInStrCallback)
361 pRange->pfnInStrCallback += offDelta;
362 if (pRange->pvUser > _64K)
363 pRange->pvUser += offDelta;
364 return 0;
365}
366
367
368/**
369 * Callback function for relocating a MMIO range.
370 *
371 * @returns 0 (continue enum)
372 * @param pNode Pointer to a IOMMMIORANGE node.
373 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
374 * not certain the delta will fit in a void pointer for all possible configs.
375 */
376static DECLCALLBACK(int) iomR3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser)
377{
378 PIOMMMIORANGE pRange = (PIOMMMIORANGE)pNode;
379 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
380
381 if (pRange->pDevInsRC)
382 pRange->pDevInsRC += offDelta;
383 if (pRange->pfnWriteCallbackRC)
384 pRange->pfnWriteCallbackRC += offDelta;
385 if (pRange->pfnReadCallbackRC)
386 pRange->pfnReadCallbackRC += offDelta;
387 if (pRange->pfnFillCallbackRC)
388 pRange->pfnFillCallbackRC += offDelta;
389 if (pRange->pvUserRC > _64K)
390 pRange->pvUserRC += offDelta;
391
392 return 0;
393}
394
395
396/**
397 * Terminates the IOM.
398 *
399 * Termination means cleaning up and freeing all resources,
400 * the VM it self is at this point powered off or suspended.
401 *
402 * @returns VBox status code.
403 * @param pVM The cross context VM structure.
404 */
405VMMR3_INT_DECL(int) IOMR3Term(PVM pVM)
406{
407 /*
408 * IOM is not owning anything but automatically freed resources,
409 * so there's nothing to do here.
410 */
411 NOREF(pVM);
412 return VINF_SUCCESS;
413}
414
415#ifdef VBOX_WITH_STATISTICS
416
417/**
418 * Create the statistics node for an I/O port.
419 *
420 * @returns Pointer to new stats node.
421 *
422 * @param pVM The cross context VM structure.
423 * @param Port Port.
424 * @param pszDesc Description.
425 */
426static PIOMIOPORTSTATS iomR3IOPortStatsCreate(PVM pVM, RTIOPORT Port, const char *pszDesc)
427{
428 IOM_LOCK_EXCL(pVM);
429
430 /* check if it already exists. */
431 PIOMIOPORTSTATS pPort = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.pTreesR3->IOPortStatTree, Port);
432 if (pPort)
433 {
434 IOM_UNLOCK_EXCL(pVM);
435 return pPort;
436 }
437
438 /* allocate stats node. */
439 int rc = MMHyperAlloc(pVM, sizeof(*pPort), 0, MM_TAG_IOM_STATS, (void **)&pPort);
440 AssertRC(rc);
441 if (RT_SUCCESS(rc))
442 {
443 /* insert into the tree. */
444 pPort->Core.Key = Port;
445 if (RTAvloIOPortInsert(&pVM->iom.s.pTreesR3->IOPortStatTree, &pPort->Core))
446 {
447 IOM_UNLOCK_EXCL(pVM);
448
449 /* put a name on common ports. */
450 if (!pszDesc)
451 pszDesc = iomR3IOPortGetStandardName(Port);
452
453 /* register the statistics counters. */
454 rc = STAMR3RegisterF(pVM, &pPort->InR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-R3", Port); AssertRC(rc);
455 rc = STAMR3RegisterF(pVM, &pPort->OutR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-R3", Port); AssertRC(rc);
456 rc = STAMR3RegisterF(pVM, &pPort->InRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-RZ", Port); AssertRC(rc);
457 rc = STAMR3RegisterF(pVM, &pPort->OutRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-RZ", Port); AssertRC(rc);
458 rc = STAMR3RegisterF(pVM, &pPort->InRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-RZtoR3", Port); AssertRC(rc);
459 rc = STAMR3RegisterF(pVM, &pPort->OutRZToR3,STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-RZtoR3", Port); AssertRC(rc);
460
461 /* Profiling */
462 rc = STAMR3RegisterF(pVM, &pPort->ProfInR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-In-R3/Prof", Port); AssertRC(rc);
463 rc = STAMR3RegisterF(pVM, &pPort->ProfOutR3,STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-Out-R3/Prof", Port); AssertRC(rc);
464 rc = STAMR3RegisterF(pVM, &pPort->ProfInRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-In-RZ/Prof", Port); AssertRC(rc);
465 rc = STAMR3RegisterF(pVM, &pPort->ProfOutRZ,STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-Out-RZ/Prof", Port); AssertRC(rc);
466
467 return pPort;
468 }
469
470 AssertMsgFailed(("what! Port=%d\n", Port));
471 MMHyperFree(pVM, pPort);
472 }
473 IOM_UNLOCK_EXCL(pVM);
474 return NULL;
475}
476
477
478/**
479 * Create the statistics node for an MMIO address.
480 *
481 * @returns Pointer to new stats node.
482 *
483 * @param pVM The cross context VM structure.
484 * @param GCPhys The address.
485 * @param pszDesc Description.
486 */
487PIOMMMIOSTATS iomR3MMIOStatsCreate(PVM pVM, RTGCPHYS GCPhys, const char *pszDesc)
488{
489 IOM_LOCK_EXCL(pVM);
490
491 /* check if it already exists. */
492 PIOMMMIOSTATS pStats = (PIOMMMIOSTATS)RTAvloGCPhysGet(&pVM->iom.s.pTreesR3->MmioStatTree, GCPhys);
493 if (pStats)
494 {
495 IOM_UNLOCK_EXCL(pVM);
496 return pStats;
497 }
498
499 /* allocate stats node. */
500 int rc = MMHyperAlloc(pVM, sizeof(*pStats), 0, MM_TAG_IOM_STATS, (void **)&pStats);
501 AssertRC(rc);
502 if (RT_SUCCESS(rc))
503 {
504 /* insert into the tree. */
505 pStats->Core.Key = GCPhys;
506 if (RTAvloGCPhysInsert(&pVM->iom.s.pTreesR3->MmioStatTree, &pStats->Core))
507 {
508 IOM_UNLOCK_EXCL(pVM);
509
510 rc = STAMR3RegisterF(pVM, &pStats->Accesses, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp", GCPhys); AssertRC(rc);
511 rc = STAMR3RegisterF(pVM, &pStats->ProfReadR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp/Read-R3", GCPhys); AssertRC(rc);
512 rc = STAMR3RegisterF(pVM, &pStats->ProfWriteR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp/Write-R3", GCPhys); AssertRC(rc);
513 rc = STAMR3RegisterF(pVM, &pStats->ProfReadRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp/Read-RZ", GCPhys); AssertRC(rc);
514 rc = STAMR3RegisterF(pVM, &pStats->ProfWriteRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp/Write-RZ", GCPhys); AssertRC(rc);
515 rc = STAMR3RegisterF(pVM, &pStats->ReadRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp/Read-RZtoR3", GCPhys); AssertRC(rc);
516 rc = STAMR3RegisterF(pVM, &pStats->WriteRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp/Write-RZtoR3", GCPhys); AssertRC(rc);
517
518 return pStats;
519 }
520 AssertMsgFailed(("what! GCPhys=%RGp\n", GCPhys));
521 MMHyperFree(pVM, pStats);
522 }
523 IOM_UNLOCK_EXCL(pVM);
524 return NULL;
525}
526
527#endif /* VBOX_WITH_STATISTICS */
528
529/**
530 * Registers a I/O port ring-3 handler.
531 *
532 * This API is called by PDM on behalf of a device. Devices must first register
533 * ring-3 ranges before any GC and R0 ranges can be registered using IOMR3IOPortRegisterRC()
534 * and IOMR3IOPortRegisterR0().
535 *
536 *
537 * @returns VBox status code.
538 *
539 * @param pVM The cross context VM structure.
540 * @param pDevIns PDM device instance owning the port range.
541 * @param PortStart First port number in the range.
542 * @param cPorts Number of ports to register.
543 * @param pvUser User argument for the callbacks.
544 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in R3.
545 * @param pfnInCallback Pointer to function which is gonna handle IN operations in R3.
546 * @param pfnOutStrCallback Pointer to function which is gonna handle string OUT operations in R3.
547 * @param pfnInStrCallback Pointer to function which is gonna handle string IN operations in R3.
548 * @param pszDesc Pointer to description string. This must not be freed.
549 */
550VMMR3_INT_DECL(int) IOMR3IOPortRegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTHCPTR pvUser,
551 R3PTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, R3PTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
552 R3PTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, R3PTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback, const char *pszDesc)
553{
554 LogFlow(("IOMR3IOPortRegisterR3: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RHv pfnOutCallback=%#x pfnInCallback=%#x pfnOutStrCallback=%#x pfnInStrCallback=%#x pszDesc=%s\n",
555 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
556
557 /*
558 * Validate input.
559 */
560 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
561 || (RTUINT)PortStart + cPorts > 0x10000)
562 {
563 AssertMsgFailed(("Invalid port range %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
564 return VERR_IOM_INVALID_IOPORT_RANGE;
565 }
566 if (!pfnOutCallback && !pfnInCallback)
567 {
568 AssertMsgFailed(("no handlers specfied for %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
569 return VERR_INVALID_PARAMETER;
570 }
571 if (!pfnOutCallback)
572 pfnOutCallback = iomR3IOPortDummyOut;
573 if (!pfnInCallback)
574 pfnInCallback = iomR3IOPortDummyIn;
575 if (!pfnOutStrCallback)
576 pfnOutStrCallback = iomR3IOPortDummyOutStr;
577 if (!pfnInStrCallback)
578 pfnInStrCallback = iomR3IOPortDummyInStr;
579
580 /* Flush the IO port lookup cache */
581 iomR3FlushCache(pVM);
582
583 /*
584 * Allocate new range record and initialize it.
585 */
586 PIOMIOPORTRANGER3 pRange;
587 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
588 if (RT_SUCCESS(rc))
589 {
590 pRange->Core.Key = PortStart;
591 pRange->Core.KeyLast = PortStart + (cPorts - 1);
592 pRange->Port = PortStart;
593 pRange->cPorts = cPorts;
594 pRange->pvUser = pvUser;
595 pRange->pDevIns = pDevIns;
596 pRange->pfnOutCallback = pfnOutCallback;
597 pRange->pfnInCallback = pfnInCallback;
598 pRange->pfnOutStrCallback = pfnOutStrCallback;
599 pRange->pfnInStrCallback = pfnInStrCallback;
600 pRange->pszDesc = pszDesc;
601
602 /*
603 * Try Insert it.
604 */
605 IOM_LOCK_EXCL(pVM);
606 if (RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR3, &pRange->Core))
607 {
608#ifdef VBOX_WITH_STATISTICS
609 for (unsigned iPort = 0; iPort < cPorts; iPort++)
610 iomR3IOPortStatsCreate(pVM, PortStart + iPort, pszDesc);
611#endif
612 IOM_UNLOCK_EXCL(pVM);
613 return VINF_SUCCESS;
614 }
615 IOM_UNLOCK_EXCL(pVM);
616
617 /* conflict. */
618 DBGFR3Info(pVM->pUVM, "ioport", NULL, NULL);
619 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
620 MMHyperFree(pVM, pRange);
621 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
622 }
623
624 return rc;
625}
626
627
628/**
629 * Registers a I/O port RC handler.
630 *
631 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
632 * using IOMIOPortRegisterR3() before calling this function.
633 *
634 *
635 * @returns VBox status code.
636 *
637 * @param pVM The cross context VM structure.
638 * @param pDevIns PDM device instance owning the port range.
639 * @param PortStart First port number in the range.
640 * @param cPorts Number of ports to register.
641 * @param pvUser User argument for the callbacks.
642 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in GC.
643 * @param pfnInCallback Pointer to function which is gonna handle IN operations in GC.
644 * @param pfnOutStrCallback Pointer to function which is gonna handle string OUT operations in GC.
645 * @param pfnInStrCallback Pointer to function which is gonna handle string IN operations in GC.
646 * @param pszDesc Pointer to description string. This must not be freed.
647 */
648VMMR3_INT_DECL(int) IOMR3IOPortRegisterRC(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTRCPTR pvUser,
649 RCPTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, RCPTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
650 RCPTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, RCPTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback, const char *pszDesc)
651{
652 LogFlow(("IOMR3IOPortRegisterRC: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RRv pfnOutCallback=%RRv pfnInCallback=%RRv pfnOutStrCallback=%RRv pfnInStrCallback=%RRv pszDesc=%s\n",
653 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
654 AssertReturn(!HMIsEnabled(pVM), VERR_IOM_HM_IPE);
655
656 /*
657 * Validate input.
658 */
659 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
660 || (RTUINT)PortStart + cPorts > 0x10000)
661 {
662 AssertMsgFailed(("Invalid port range %#x-%#x! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
663 return VERR_IOM_INVALID_IOPORT_RANGE;
664 }
665 RTIOPORT PortLast = PortStart + (cPorts - 1);
666 if (!pfnOutCallback && !pfnInCallback)
667 {
668 AssertMsgFailed(("Invalid port range %#x-%#x! No callbacks! (%s)\n", PortStart, PortLast, pszDesc));
669 return VERR_INVALID_PARAMETER;
670 }
671
672 IOM_LOCK_EXCL(pVM);
673
674 /*
675 * Validate that there are ring-3 ranges for the ports.
676 */
677 RTIOPORT Port = PortStart;
678 while (Port <= PortLast && Port >= PortStart)
679 {
680 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR3, Port);
681 if (!pRange)
682 {
683 AssertMsgFailed(("No R3! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
684 IOM_UNLOCK_EXCL(pVM);
685 return VERR_IOM_NO_R3_IOPORT_RANGE;
686 }
687#ifndef IOM_NO_PDMINS_CHECKS
688# ifndef IN_RC
689 if (pRange->pDevIns != pDevIns)
690# else
691 if (pRange->pDevIns != MMHyperRCToCC(pVM, pDevIns))
692# endif
693 {
694 AssertMsgFailed(("Not owner! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
695 IOM_UNLOCK_EXCL(pVM);
696 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
697 }
698#endif
699 Port = pRange->Core.KeyLast + 1;
700 }
701
702 /* Flush the IO port lookup cache */
703 iomR3FlushCache(pVM);
704
705 /*
706 * Allocate new range record and initialize it.
707 */
708 PIOMIOPORTRANGERC pRange;
709 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
710 if (RT_SUCCESS(rc))
711 {
712 pRange->Core.Key = PortStart;
713 pRange->Core.KeyLast = PortLast;
714 pRange->Port = PortStart;
715 pRange->cPorts = cPorts;
716 pRange->pvUser = pvUser;
717 pRange->pfnOutCallback = pfnOutCallback;
718 pRange->pfnInCallback = pfnInCallback;
719 pRange->pfnOutStrCallback = pfnOutStrCallback;
720 pRange->pfnInStrCallback = pfnInStrCallback;
721 pRange->pDevIns = MMHyperCCToRC(pVM, pDevIns);
722 pRange->pszDesc = pszDesc;
723
724 /*
725 * Insert it.
726 */
727 if (RTAvlroIOPortInsert(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeRC, &pRange->Core))
728 {
729 IOM_UNLOCK_EXCL(pVM);
730 return VINF_SUCCESS;
731 }
732
733 /* conflict. */
734 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
735 MMHyperFree(pVM, pRange);
736 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
737 }
738 IOM_UNLOCK_EXCL(pVM);
739 return rc;
740}
741
742
743/**
744 * Registers a Port IO R0 handler.
745 *
746 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
747 * using IOMR3IOPortRegisterR3() before calling this function.
748 *
749 *
750 * @returns VBox status code.
751 *
752 * @param pVM The cross context VM structure.
753 * @param pDevIns PDM device instance owning the port range.
754 * @param PortStart First port number in the range.
755 * @param cPorts Number of ports to register.
756 * @param pvUser User argument for the callbacks.
757 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in GC.
758 * @param pfnInCallback Pointer to function which is gonna handle IN operations in GC.
759 * @param pfnOutStrCallback Pointer to function which is gonna handle OUT operations in GC.
760 * @param pfnInStrCallback Pointer to function which is gonna handle IN operations in GC.
761 * @param pszDesc Pointer to description string. This must not be freed.
762 */
763VMMR3_INT_DECL(int) IOMR3IOPortRegisterR0(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTR0PTR pvUser,
764 R0PTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, R0PTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
765 R0PTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, R0PTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback,
766 const char *pszDesc)
767{
768 LogFlow(("IOMR3IOPortRegisterR0: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RHv pfnOutCallback=%RHv pfnInCallback=%RHv pfnOutStrCallback=%RHv pfnInStrCallback=%RHv pszDesc=%s\n",
769 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
770
771 /*
772 * Validate input.
773 */
774 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
775 || (RTUINT)PortStart + cPorts > 0x10000)
776 {
777 AssertMsgFailed(("Invalid port range %#x-%#x! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
778 return VERR_IOM_INVALID_IOPORT_RANGE;
779 }
780 RTIOPORT PortLast = PortStart + (cPorts - 1);
781 if (!pfnOutCallback && !pfnInCallback)
782 {
783 AssertMsgFailed(("Invalid port range %#x-%#x! No callbacks! (%s)\n", PortStart, PortLast, pszDesc));
784 return VERR_INVALID_PARAMETER;
785 }
786
787 IOM_LOCK_EXCL(pVM);
788
789 /*
790 * Validate that there are ring-3 ranges for the ports.
791 */
792 RTIOPORT Port = PortStart;
793 while (Port <= PortLast && Port >= PortStart)
794 {
795 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR3, Port);
796 if (!pRange)
797 {
798 AssertMsgFailed(("No R3! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
799 IOM_UNLOCK_EXCL(pVM);
800 return VERR_IOM_NO_R3_IOPORT_RANGE;
801 }
802#ifndef IOM_NO_PDMINS_CHECKS
803# ifndef IN_RC
804 if (pRange->pDevIns != pDevIns)
805# else
806 if (pRange->pDevIns != MMHyperRCToCC(pVM, pDevIns))
807# endif
808 {
809 AssertMsgFailed(("Not owner! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
810 IOM_UNLOCK_EXCL(pVM);
811 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
812 }
813#endif
814 Port = pRange->Core.KeyLast + 1;
815 }
816
817 /* Flush the IO port lookup cache */
818 iomR3FlushCache(pVM);
819
820 /*
821 * Allocate new range record and initialize it.
822 */
823 PIOMIOPORTRANGER0 pRange;
824 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
825 if (RT_SUCCESS(rc))
826 {
827 pRange->Core.Key = PortStart;
828 pRange->Core.KeyLast = PortLast;
829 pRange->Port = PortStart;
830 pRange->cPorts = cPorts;
831 pRange->pvUser = pvUser;
832 pRange->pfnOutCallback = pfnOutCallback;
833 pRange->pfnInCallback = pfnInCallback;
834 pRange->pfnOutStrCallback = pfnOutStrCallback;
835 pRange->pfnInStrCallback = pfnInStrCallback;
836 pRange->pDevIns = MMHyperR3ToR0(pVM, pDevIns);
837 pRange->pszDesc = pszDesc;
838
839 /*
840 * Insert it.
841 */
842 if (RTAvlroIOPortInsert(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR0, &pRange->Core))
843 {
844 IOM_UNLOCK_EXCL(pVM);
845 return VINF_SUCCESS;
846 }
847
848 /* conflict. */
849 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
850 MMHyperFree(pVM, pRange);
851 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
852 }
853 IOM_UNLOCK_EXCL(pVM);
854 return rc;
855}
856
857
858/**
859 * Deregisters a I/O Port range.
860 *
861 * The specified range must be registered using IOMR3IOPortRegister previous to
862 * this call. The range does can be a smaller part of the range specified to
863 * IOMR3IOPortRegister, but it can never be larger.
864 *
865 * This function will remove GC, R0 and R3 context port handlers for this range.
866 *
867 * @returns VBox status code.
868 *
869 * @param pVM The cross context VM structure.
870 * @param pDevIns The device instance associated with the range.
871 * @param PortStart First port number in the range.
872 * @param cPorts Number of ports to remove starting at PortStart.
873 *
874 * @remark This function mainly for PCI PnP Config and will not do
875 * all the checks you might expect it to do.
876 */
877VMMR3_INT_DECL(int) IOMR3IOPortDeregister(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts)
878{
879 LogFlow(("IOMR3IOPortDeregister: pDevIns=%p PortStart=%#x cPorts=%#x\n", pDevIns, PortStart, cPorts));
880
881 /*
882 * Validate input.
883 */
884 if ( (RTUINT)PortStart + cPorts < (RTUINT)PortStart
885 || (RTUINT)PortStart + cPorts > 0x10000)
886 {
887 AssertMsgFailed(("Invalid port range %#x-%#x!\n", PortStart, (unsigned)PortStart + cPorts - 1));
888 return VERR_IOM_INVALID_IOPORT_RANGE;
889 }
890
891 IOM_LOCK_EXCL(pVM);
892
893 /* Flush the IO port lookup cache */
894 iomR3FlushCache(pVM);
895
896 /*
897 * Check ownership.
898 */
899 RTIOPORT PortLast = PortStart + (cPorts - 1);
900 RTIOPORT Port = PortStart;
901 while (Port <= PortLast && Port >= PortStart)
902 {
903 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
904 if (pRange)
905 {
906 Assert(Port <= pRange->Core.KeyLast);
907#ifndef IOM_NO_PDMINS_CHECKS
908 if (pRange->pDevIns != pDevIns)
909 {
910 AssertMsgFailed(("Removal of ports in range %#x-%#x rejected because not owner of %#x-%#x (%s)\n",
911 PortStart, PortLast, pRange->Core.Key, pRange->Core.KeyLast, pRange->pszDesc));
912 IOM_UNLOCK_EXCL(pVM);
913 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
914 }
915#endif /* !IOM_NO_PDMINS_CHECKS */
916 Port = pRange->Core.KeyLast;
917 }
918 Port++;
919 }
920
921 /*
922 * Remove any RC ranges first.
923 */
924 int rc = VINF_SUCCESS;
925 Port = PortStart;
926 while (Port <= PortLast && Port >= PortStart)
927 {
928 /*
929 * Try find range.
930 */
931 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeRC, Port);
932 if (pRange)
933 {
934 if ( pRange->Core.Key == Port
935 && pRange->Core.KeyLast <= PortLast)
936 {
937 /*
938 * Kick out the entire range.
939 */
940 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeRC, Port);
941 Assert(pv == (void *)pRange); NOREF(pv);
942 Port += pRange->cPorts;
943 MMHyperFree(pVM, pRange);
944 }
945 else if (pRange->Core.Key == Port)
946 {
947 /*
948 * Cut of the head of the range, done.
949 */
950 pRange->cPorts -= Port - pRange->Port;
951 pRange->Core.Key = Port;
952 pRange->Port = Port;
953 break;
954 }
955 else if (pRange->Core.KeyLast <= PortLast)
956 {
957 /*
958 * Just cut of the tail.
959 */
960 unsigned c = pRange->Core.KeyLast - Port + 1;
961 pRange->Core.KeyLast -= c;
962 pRange->cPorts -= c;
963 Port += c;
964 }
965 else
966 {
967 /*
968 * Split the range, done.
969 */
970 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
971 /* create tail. */
972 PIOMIOPORTRANGERC pRangeNew;
973 int rc2 = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
974 if (RT_FAILURE(rc2))
975 {
976 IOM_UNLOCK_EXCL(pVM);
977 return rc2;
978 }
979 *pRangeNew = *pRange;
980 pRangeNew->Core.Key = PortLast;
981 pRangeNew->Port = PortLast;
982 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
983
984 LogFlow(("IOMR3IOPortDeregister (rc): split the range; new %x\n", pRangeNew->Core.Key));
985
986 /* adjust head */
987 pRange->Core.KeyLast = Port - 1;
988 pRange->cPorts = Port - pRange->Port;
989
990 /* insert */
991 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeRC, &pRangeNew->Core))
992 {
993 AssertMsgFailed(("This cannot happen!\n"));
994 MMHyperFree(pVM, pRangeNew);
995 rc = VERR_IOM_IOPORT_IPE_1;
996 }
997 break;
998 }
999 }
1000 else /* next port */
1001 Port++;
1002 } /* for all ports - RC. */
1003
1004
1005 /*
1006 * Remove any R0 ranges.
1007 */
1008 Port = PortStart;
1009 while (Port <= PortLast && Port >= PortStart)
1010 {
1011 /*
1012 * Try find range.
1013 */
1014 PIOMIOPORTRANGER0 pRange = (PIOMIOPORTRANGER0)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR0, Port);
1015 if (pRange)
1016 {
1017 if ( pRange->Core.Key == Port
1018 && pRange->Core.KeyLast <= PortLast)
1019 {
1020 /*
1021 * Kick out the entire range.
1022 */
1023 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeR0, Port);
1024 Assert(pv == (void *)pRange); NOREF(pv);
1025 Port += pRange->cPorts;
1026 MMHyperFree(pVM, pRange);
1027 }
1028 else if (pRange->Core.Key == Port)
1029 {
1030 /*
1031 * Cut of the head of the range, done.
1032 */
1033 pRange->cPorts -= Port - pRange->Port;
1034 pRange->Core.Key = Port;
1035 pRange->Port = Port;
1036 break;
1037 }
1038 else if (pRange->Core.KeyLast <= PortLast)
1039 {
1040 /*
1041 * Just cut of the tail.
1042 */
1043 unsigned c = pRange->Core.KeyLast - Port + 1;
1044 pRange->Core.KeyLast -= c;
1045 pRange->cPorts -= c;
1046 Port += c;
1047 }
1048 else
1049 {
1050 /*
1051 * Split the range, done.
1052 */
1053 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
1054 /* create tail. */
1055 PIOMIOPORTRANGER0 pRangeNew;
1056 int rc2 = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
1057 if (RT_FAILURE(rc2))
1058 {
1059 IOM_UNLOCK_EXCL(pVM);
1060 return rc2;
1061 }
1062 *pRangeNew = *pRange;
1063 pRangeNew->Core.Key = PortLast;
1064 pRangeNew->Port = PortLast;
1065 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
1066
1067 LogFlow(("IOMR3IOPortDeregister (r0): split the range; new %x\n", pRangeNew->Core.Key));
1068
1069 /* adjust head */
1070 pRange->Core.KeyLast = Port - 1;
1071 pRange->cPorts = Port - pRange->Port;
1072
1073 /* insert */
1074 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR0, &pRangeNew->Core))
1075 {
1076 AssertMsgFailed(("This cannot happen!\n"));
1077 MMHyperFree(pVM, pRangeNew);
1078 rc = VERR_IOM_IOPORT_IPE_1;
1079 }
1080 break;
1081 }
1082 }
1083 else /* next port */
1084 Port++;
1085 } /* for all ports - R0. */
1086
1087 /*
1088 * And the same procedure for ring-3 ranges.
1089 */
1090 Port = PortStart;
1091 while (Port <= PortLast && Port >= PortStart)
1092 {
1093 /*
1094 * Try find range.
1095 */
1096 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
1097 if (pRange)
1098 {
1099 if ( pRange->Core.Key == Port
1100 && pRange->Core.KeyLast <= PortLast)
1101 {
1102 /*
1103 * Kick out the entire range.
1104 */
1105 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
1106 Assert(pv == (void *)pRange); NOREF(pv);
1107 Port += pRange->cPorts;
1108 MMHyperFree(pVM, pRange);
1109 }
1110 else if (pRange->Core.Key == Port)
1111 {
1112 /*
1113 * Cut of the head of the range, done.
1114 */
1115 pRange->cPorts -= Port - pRange->Port;
1116 pRange->Core.Key = Port;
1117 pRange->Port = Port;
1118 break;
1119 }
1120 else if (pRange->Core.KeyLast <= PortLast)
1121 {
1122 /*
1123 * Just cut of the tail.
1124 */
1125 unsigned c = pRange->Core.KeyLast - Port + 1;
1126 pRange->Core.KeyLast -= c;
1127 pRange->cPorts -= c;
1128 Port += c;
1129 }
1130 else
1131 {
1132 /*
1133 * Split the range, done.
1134 */
1135 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
1136 /* create tail. */
1137 PIOMIOPORTRANGER3 pRangeNew;
1138 int rc2 = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
1139 if (RT_FAILURE(rc2))
1140 {
1141 IOM_UNLOCK_EXCL(pVM);
1142 return rc2;
1143 }
1144 *pRangeNew = *pRange;
1145 pRangeNew->Core.Key = PortLast;
1146 pRangeNew->Port = PortLast;
1147 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
1148
1149 LogFlow(("IOMR3IOPortDeregister (r3): split the range; new %x\n", pRangeNew->Core.Key));
1150
1151 /* adjust head */
1152 pRange->Core.KeyLast = Port - 1;
1153 pRange->cPorts = Port - pRange->Port;
1154
1155 /* insert */
1156 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR3, &pRangeNew->Core))
1157 {
1158 AssertMsgFailed(("This cannot happen!\n"));
1159 MMHyperFree(pVM, pRangeNew);
1160 rc = VERR_IOM_IOPORT_IPE_1;
1161 }
1162 break;
1163 }
1164 }
1165 else /* next port */
1166 Port++;
1167 } /* for all ports - ring-3. */
1168
1169 /* done */
1170 IOM_UNLOCK_EXCL(pVM);
1171 return rc;
1172}
1173
1174
1175/**
1176 * Dummy Port I/O Handler for IN operations.
1177 *
1178 * @returns VBox status code.
1179 *
1180 * @param pDevIns The device instance.
1181 * @param pvUser User argument.
1182 * @param Port Port number used for the IN operation.
1183 * @param pu32 Where to store the result.
1184 * @param cb Number of bytes read.
1185 */
1186static DECLCALLBACK(int) iomR3IOPortDummyIn(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb)
1187{
1188 NOREF(pDevIns); NOREF(pvUser); NOREF(Port);
1189 switch (cb)
1190 {
1191 case 1: *pu32 = 0xff; break;
1192 case 2: *pu32 = 0xffff; break;
1193 case 4: *pu32 = UINT32_C(0xffffffff); break;
1194 default:
1195 AssertReleaseMsgFailed(("cb=%d\n", cb));
1196 return VERR_IOM_IOPORT_IPE_2;
1197 }
1198 return VINF_SUCCESS;
1199}
1200
1201
1202/**
1203 * @callback_method_impl{FNIOMIOPORTINSTRING,
1204 * Dummy Port I/O Handler for string IN operations.}
1205 */
1206static DECLCALLBACK(int) iomR3IOPortDummyInStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint8_t *pbDst,
1207 uint32_t *pcTransfer, unsigned cb)
1208{
1209 NOREF(pDevIns); NOREF(pvUser); NOREF(Port); NOREF(pbDst); NOREF(pcTransfer); NOREF(cb);
1210 return VINF_SUCCESS;
1211}
1212
1213
1214/**
1215 * Dummy Port I/O Handler for OUT operations.
1216 *
1217 * @returns VBox status code.
1218 *
1219 * @param pDevIns The device instance.
1220 * @param pvUser User argument.
1221 * @param Port Port number used for the OUT operation.
1222 * @param u32 The value to output.
1223 * @param cb The value size in bytes.
1224 */
1225static DECLCALLBACK(int) iomR3IOPortDummyOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb)
1226{
1227 NOREF(pDevIns); NOREF(pvUser); NOREF(Port); NOREF(u32); NOREF(cb);
1228 return VINF_SUCCESS;
1229}
1230
1231
1232/**
1233 * @callback_method_impl{FNIOMIOPORTOUTSTRING,
1234 * Dummy Port I/O Handler for string OUT operations.}
1235 */
1236static DECLCALLBACK(int) iomR3IOPortDummyOutStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint8_t const *pbSrc,
1237 uint32_t *pcTransfer, unsigned cb)
1238{
1239 NOREF(pDevIns); NOREF(pvUser); NOREF(Port); NOREF(pbSrc); NOREF(pcTransfer); NOREF(cb);
1240 return VINF_SUCCESS;
1241}
1242
1243
1244/**
1245 * Display a single I/O port ring-3 range.
1246 *
1247 * @returns 0
1248 * @param pNode Pointer to I/O port HC range.
1249 * @param pvUser Pointer to info output callback structure.
1250 */
1251static DECLCALLBACK(int) iomR3IOPortInfoOneR3(PAVLROIOPORTNODECORE pNode, void *pvUser)
1252{
1253 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)pNode;
1254 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1255 pHlp->pfnPrintf(pHlp,
1256 "%04x-%04x %p %p %p %p %s\n",
1257 pRange->Core.Key,
1258 pRange->Core.KeyLast,
1259 pRange->pDevIns,
1260 pRange->pfnInCallback,
1261 pRange->pfnOutCallback,
1262 pRange->pvUser,
1263 pRange->pszDesc);
1264 return 0;
1265}
1266
1267
1268/**
1269 * Display a single I/O port GC range.
1270 *
1271 * @returns 0
1272 * @param pNode Pointer to IOPORT GC range.
1273 * @param pvUser Pointer to info output callback structure.
1274 */
1275static DECLCALLBACK(int) iomR3IOPortInfoOneRC(PAVLROIOPORTNODECORE pNode, void *pvUser)
1276{
1277 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)pNode;
1278 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1279 pHlp->pfnPrintf(pHlp,
1280 "%04x-%04x %RRv %RRv %RRv %RRv %s\n",
1281 pRange->Core.Key,
1282 pRange->Core.KeyLast,
1283 pRange->pDevIns,
1284 pRange->pfnInCallback,
1285 pRange->pfnOutCallback,
1286 pRange->pvUser,
1287 pRange->pszDesc);
1288 return 0;
1289}
1290
1291
1292/**
1293 * Display all registered I/O port ranges.
1294 *
1295 * @param pVM The cross context VM structure.
1296 * @param pHlp The info helpers.
1297 * @param pszArgs Arguments, ignored.
1298 */
1299static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1300{
1301 NOREF(pszArgs);
1302 pHlp->pfnPrintf(pHlp,
1303 "I/O Port R3 ranges (pVM=%p)\n"
1304 "Range %.*s %.*s %.*s %.*s Description\n",
1305 pVM,
1306 sizeof(RTHCPTR) * 2, "pDevIns ",
1307 sizeof(RTHCPTR) * 2, "In ",
1308 sizeof(RTHCPTR) * 2, "Out ",
1309 sizeof(RTHCPTR) * 2, "pvUser ");
1310 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeR3, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1311
1312 pHlp->pfnPrintf(pHlp,
1313 "I/O Port R0 ranges (pVM=%p)\n"
1314 "Range %.*s %.*s %.*s %.*s Description\n",
1315 pVM,
1316 sizeof(RTHCPTR) * 2, "pDevIns ",
1317 sizeof(RTHCPTR) * 2, "In ",
1318 sizeof(RTHCPTR) * 2, "Out ",
1319 sizeof(RTHCPTR) * 2, "pvUser ");
1320 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeR0, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1321
1322 pHlp->pfnPrintf(pHlp,
1323 "I/O Port GC ranges (pVM=%p)\n"
1324 "Range %.*s %.*s %.*s %.*s Description\n",
1325 pVM,
1326 sizeof(RTRCPTR) * 2, "pDevIns ",
1327 sizeof(RTRCPTR) * 2, "In ",
1328 sizeof(RTRCPTR) * 2, "Out ",
1329 sizeof(RTRCPTR) * 2, "pvUser ");
1330 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeRC, true, iomR3IOPortInfoOneRC, (void *)pHlp);
1331}
1332
1333
1334/**
1335 * Registers a Memory Mapped I/O R3 handler.
1336 *
1337 * This API is called by PDM on behalf of a device. Devices must register ring-3 ranges
1338 * before any GC and R0 ranges can be registered using IOMR3MMIORegisterRC() and IOMR3MMIORegisterR0().
1339 *
1340 * @returns VBox status code.
1341 *
1342 * @param pVM The cross context VM structure.
1343 * @param pDevIns PDM device instance owning the MMIO range.
1344 * @param GCPhysStart First physical address in the range.
1345 * @param cbRange The size of the range (in bytes).
1346 * @param pvUser User argument for the callbacks.
1347 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1348 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1349 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1350 * @param pszDesc Pointer to description string. This must not be freed.
1351 */
1352VMMR3_INT_DECL(int)
1353IOMR3MmioRegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, uint32_t cbRange, RTHCPTR pvUser,
1354 R3PTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback, R3PTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1355 R3PTRTYPE(PFNIOMMMIOFILL) pfnFillCallback, uint32_t fFlags, const char *pszDesc)
1356{
1357 LogFlow(("IOMR3MmioRegisterR3: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RHv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x fFlags=%#x pszDesc=%s\n",
1358 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback, fFlags, pszDesc));
1359 int rc;
1360
1361 /*
1362 * Validate input.
1363 */
1364 AssertMsgReturn(GCPhysStart + (cbRange - 1) >= GCPhysStart,("Wrapped! %RGp %#x bytes\n", GCPhysStart, cbRange),
1365 VERR_IOM_INVALID_MMIO_RANGE);
1366 AssertMsgReturn( !(fFlags & ~IOMMMIO_FLAGS_VALID_MASK)
1367 && (fFlags & IOMMMIO_FLAGS_READ_MODE) <= IOMMMIO_FLAGS_READ_DWORD_QWORD
1368 && (fFlags & IOMMMIO_FLAGS_WRITE_MODE) <= IOMMMIO_FLAGS_WRITE_ONLY_DWORD_QWORD,
1369 ("%#x\n", fFlags),
1370 VERR_INVALID_PARAMETER);
1371
1372 /*
1373 * Allocate new range record and initialize it.
1374 */
1375 PIOMMMIORANGE pRange;
1376 rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
1377 if (RT_SUCCESS(rc))
1378 {
1379 pRange->Core.Key = GCPhysStart;
1380 pRange->Core.KeyLast = GCPhysStart + (cbRange - 1);
1381 pRange->GCPhys = GCPhysStart;
1382 pRange->cb = cbRange;
1383 pRange->cRefs = 1; /* The tree reference. */
1384 pRange->pszDesc = pszDesc;
1385
1386 //pRange->pvUserR0 = NIL_RTR0PTR;
1387 //pRange->pDevInsR0 = NIL_RTR0PTR;
1388 //pRange->pfnReadCallbackR0 = NIL_RTR0PTR;
1389 //pRange->pfnWriteCallbackR0 = NIL_RTR0PTR;
1390 //pRange->pfnFillCallbackR0 = NIL_RTR0PTR;
1391
1392 //pRange->pvUserRC = NIL_RTRCPTR;
1393 //pRange->pDevInsRC = NIL_RTRCPTR;
1394 //pRange->pfnReadCallbackRC = NIL_RTRCPTR;
1395 //pRange->pfnWriteCallbackRC = NIL_RTRCPTR;
1396 //pRange->pfnFillCallbackRC = NIL_RTRCPTR;
1397
1398 pRange->fFlags = fFlags;
1399
1400 pRange->pvUserR3 = pvUser;
1401 pRange->pDevInsR3 = pDevIns;
1402 pRange->pfnReadCallbackR3 = pfnReadCallback;
1403 pRange->pfnWriteCallbackR3 = pfnWriteCallback;
1404 pRange->pfnFillCallbackR3 = pfnFillCallback;
1405
1406 /*
1407 * Try register it with PGM and then insert it into the tree.
1408 */
1409 rc = PGMR3PhysMMIORegister(pVM, GCPhysStart, cbRange, pVM->iom.s.hMmioHandlerType,
1410 pRange, MMHyperR3ToR0(pVM, pRange), MMHyperR3ToRC(pVM, pRange), pszDesc);
1411 if (RT_SUCCESS(rc))
1412 {
1413 IOM_LOCK_EXCL(pVM);
1414 if (RTAvlroGCPhysInsert(&pVM->iom.s.pTreesR3->MMIOTree, &pRange->Core))
1415 {
1416 iomR3FlushCache(pVM);
1417 IOM_UNLOCK_EXCL(pVM);
1418 return VINF_SUCCESS;
1419 }
1420
1421 /* bail out */
1422 IOM_UNLOCK_EXCL(pVM);
1423 DBGFR3Info(pVM->pUVM, "mmio", NULL, NULL);
1424 AssertMsgFailed(("This cannot happen!\n"));
1425 rc = VERR_IOM_IOPORT_IPE_3;
1426 }
1427
1428 MMHyperFree(pVM, pRange);
1429 }
1430 if (pDevIns->iInstance > 0)
1431 MMR3HeapFree((void *)pszDesc);
1432 return rc;
1433}
1434
1435
1436/**
1437 * Registers a Memory Mapped I/O RC handler range.
1438 *
1439 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
1440 * using IOMMMIORegisterR3() before calling this function.
1441 *
1442 *
1443 * @returns VBox status code.
1444 *
1445 * @param pVM The cross context VM structure.
1446 * @param pDevIns PDM device instance owning the MMIO range.
1447 * @param GCPhysStart First physical address in the range.
1448 * @param cbRange The size of the range (in bytes).
1449 * @param pvUser User argument for the callbacks.
1450 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1451 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1452 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1453 * @thread EMT
1454 */
1455VMMR3_INT_DECL(int)
1456IOMR3MmioRegisterRC(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, uint32_t cbRange, RTGCPTR pvUser,
1457 RCPTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback, RCPTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1458 RCPTRTYPE(PFNIOMMMIOFILL) pfnFillCallback)
1459{
1460 LogFlow(("IOMR3MmioRegisterRC: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RGv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x\n",
1461 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback));
1462 AssertReturn(!HMIsEnabled(pVM), VERR_IOM_HM_IPE);
1463
1464 /*
1465 * Validate input.
1466 */
1467 if (!pfnWriteCallback && !pfnReadCallback)
1468 {
1469 AssertMsgFailed(("No callbacks! %RGp LB%#x\n", GCPhysStart, cbRange));
1470 return VERR_INVALID_PARAMETER;
1471 }
1472 PVMCPU pVCpu = VMMGetCpu(pVM); Assert(pVCpu);
1473
1474 /*
1475 * Find the MMIO range and check that the input matches.
1476 */
1477 IOM_LOCK_EXCL(pVM);
1478 PIOMMMIORANGE pRange = iomMmioGetRange(pVM, pVCpu, GCPhysStart);
1479 AssertReturnStmt(pRange, IOM_UNLOCK_EXCL(pVM), VERR_IOM_MMIO_RANGE_NOT_FOUND);
1480 AssertReturnStmt(pRange->pDevInsR3 == pDevIns, IOM_UNLOCK_EXCL(pVM), VERR_IOM_NOT_MMIO_RANGE_OWNER);
1481 AssertReturnStmt(pRange->GCPhys == GCPhysStart, IOM_UNLOCK_EXCL(pVM), VERR_IOM_INVALID_MMIO_RANGE);
1482 AssertReturnStmt(pRange->cb == cbRange, IOM_UNLOCK_EXCL(pVM), VERR_IOM_INVALID_MMIO_RANGE);
1483
1484 pRange->pvUserRC = pvUser;
1485 pRange->pfnReadCallbackRC = pfnReadCallback;
1486 pRange->pfnWriteCallbackRC= pfnWriteCallback;
1487 pRange->pfnFillCallbackRC = pfnFillCallback;
1488 pRange->pDevInsRC = MMHyperCCToRC(pVM, pDevIns);
1489 IOM_UNLOCK_EXCL(pVM);
1490
1491 return VINF_SUCCESS;
1492}
1493
1494
1495/**
1496 * Registers a Memory Mapped I/O R0 handler range.
1497 *
1498 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
1499 * using IOMMR3MIORegisterHC() before calling this function.
1500 *
1501 *
1502 * @returns VBox status code.
1503 *
1504 * @param pVM The cross context VM structure.
1505 * @param pDevIns PDM device instance owning the MMIO range.
1506 * @param GCPhysStart First physical address in the range.
1507 * @param cbRange The size of the range (in bytes).
1508 * @param pvUser User argument for the callbacks.
1509 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1510 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1511 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1512 * @thread EMT
1513 */
1514VMMR3_INT_DECL(int)
1515IOMR3MmioRegisterR0(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, uint32_t cbRange, RTR0PTR pvUser,
1516 R0PTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback,
1517 R0PTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1518 R0PTRTYPE(PFNIOMMMIOFILL) pfnFillCallback)
1519{
1520 LogFlow(("IOMR3MmioRegisterR0: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RHv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x\n",
1521 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback));
1522
1523 /*
1524 * Validate input.
1525 */
1526 if (!pfnWriteCallback && !pfnReadCallback)
1527 {
1528 AssertMsgFailed(("No callbacks! %RGp LB%#x\n", GCPhysStart, cbRange));
1529 return VERR_INVALID_PARAMETER;
1530 }
1531 PVMCPU pVCpu = VMMGetCpu(pVM); Assert(pVCpu);
1532
1533 /*
1534 * Find the MMIO range and check that the input matches.
1535 */
1536 IOM_LOCK_EXCL(pVM);
1537 PIOMMMIORANGE pRange = iomMmioGetRange(pVM, pVCpu, GCPhysStart);
1538 AssertReturnStmt(pRange, IOM_UNLOCK_EXCL(pVM), VERR_IOM_MMIO_RANGE_NOT_FOUND);
1539 AssertReturnStmt(pRange->pDevInsR3 == pDevIns, IOM_UNLOCK_EXCL(pVM), VERR_IOM_NOT_MMIO_RANGE_OWNER);
1540 AssertReturnStmt(pRange->GCPhys == GCPhysStart, IOM_UNLOCK_EXCL(pVM), VERR_IOM_INVALID_MMIO_RANGE);
1541 AssertReturnStmt(pRange->cb == cbRange, IOM_UNLOCK_EXCL(pVM), VERR_IOM_INVALID_MMIO_RANGE);
1542
1543 pRange->pvUserR0 = pvUser;
1544 pRange->pfnReadCallbackR0 = pfnReadCallback;
1545 pRange->pfnWriteCallbackR0= pfnWriteCallback;
1546 pRange->pfnFillCallbackR0 = pfnFillCallback;
1547 pRange->pDevInsR0 = MMHyperCCToR0(pVM, pDevIns);
1548 IOM_UNLOCK_EXCL(pVM);
1549
1550 return VINF_SUCCESS;
1551}
1552
1553
1554/**
1555 * Deregisters a Memory Mapped I/O handler range.
1556 *
1557 * Registered GC, R0, and R3 ranges are affected.
1558 *
1559 * @returns VBox status code.
1560 *
1561 * @param pVM The cross context VM structure.
1562 * @param pDevIns Device instance which the MMIO region is registered.
1563 * @param GCPhysStart First physical address (GC) in the range.
1564 * @param cbRange Number of bytes to deregister.
1565 *
1566 * @remark This function mainly for PCI PnP Config and will not do
1567 * all the checks you might expect it to do.
1568 */
1569VMMR3_INT_DECL(int) IOMR3MmioDeregister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, uint32_t cbRange)
1570{
1571 LogFlow(("IOMR3MmioDeregister: pDevIns=%p GCPhysStart=%RGp cbRange=%#x\n", pDevIns, GCPhysStart, cbRange));
1572
1573 /*
1574 * Validate input.
1575 */
1576 RTGCPHYS GCPhysLast = GCPhysStart + (cbRange - 1);
1577 if (GCPhysLast < GCPhysStart)
1578 {
1579 AssertMsgFailed(("Wrapped! %#x LB%#x\n", GCPhysStart, cbRange));
1580 return VERR_IOM_INVALID_MMIO_RANGE;
1581 }
1582 PVMCPU pVCpu = VMMGetCpu(pVM); Assert(pVCpu);
1583
1584 IOM_LOCK_EXCL(pVM);
1585
1586 /*
1587 * Check ownership and such for the entire area.
1588 */
1589 RTGCPHYS GCPhys = GCPhysStart;
1590 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1591 {
1592 PIOMMMIORANGE pRange = iomMmioGetRange(pVM, pVCpu, GCPhys);
1593 if (!pRange)
1594 {
1595 IOM_UNLOCK_EXCL(pVM);
1596 return VERR_IOM_MMIO_RANGE_NOT_FOUND;
1597 }
1598 AssertMsgReturnStmt(pRange->pDevInsR3 == pDevIns,
1599 ("Not owner! GCPhys=%RGp %RGp LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc),
1600 IOM_UNLOCK_EXCL(pVM),
1601 VERR_IOM_NOT_MMIO_RANGE_OWNER);
1602 AssertMsgReturnStmt(pRange->Core.KeyLast <= GCPhysLast,
1603 ("Incomplete R3 range! GCPhys=%RGp %RGp LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc),
1604 IOM_UNLOCK_EXCL(pVM),
1605 VERR_IOM_INCOMPLETE_MMIO_RANGE);
1606
1607 /* next */
1608 Assert(GCPhys <= pRange->Core.KeyLast);
1609 GCPhys = pRange->Core.KeyLast + 1;
1610 }
1611
1612 /*
1613 * Do the actual removing of the MMIO ranges.
1614 */
1615 GCPhys = GCPhysStart;
1616 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1617 {
1618 iomR3FlushCache(pVM);
1619
1620 PIOMMMIORANGE pRange = (PIOMMMIORANGE)RTAvlroGCPhysRemove(&pVM->iom.s.pTreesR3->MMIOTree, GCPhys);
1621 Assert(pRange);
1622 Assert(pRange->Core.Key == GCPhys && pRange->Core.KeyLast <= GCPhysLast);
1623 IOM_UNLOCK_EXCL(pVM); /* Lock order fun. */
1624
1625 /* remove it from PGM */
1626 int rc = PGMR3PhysMMIODeregister(pVM, GCPhys, pRange->cb);
1627 AssertRC(rc);
1628
1629 IOM_LOCK_EXCL(pVM);
1630
1631 /* advance and free. */
1632 GCPhys = pRange->Core.KeyLast + 1;
1633 if (pDevIns->iInstance > 0)
1634 {
1635 void *pvDesc = ASMAtomicXchgPtr((void * volatile *)&pRange->pszDesc, NULL);
1636 MMR3HeapFree(pvDesc);
1637 }
1638 iomMmioReleaseRange(pVM, pRange);
1639 }
1640
1641 IOM_UNLOCK_EXCL(pVM);
1642 return VINF_SUCCESS;
1643}
1644
1645
1646/**
1647 * Display a single MMIO range.
1648 *
1649 * @returns 0
1650 * @param pNode Pointer to MMIO R3 range.
1651 * @param pvUser Pointer to info output callback structure.
1652 */
1653static DECLCALLBACK(int) iomR3MMIOInfoOne(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1654{
1655 PIOMMMIORANGE pRange = (PIOMMMIORANGE)pNode;
1656 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1657 pHlp->pfnPrintf(pHlp,
1658 "%RGp-%RGp %RHv %RHv %RHv %RHv %RHv %s\n",
1659 pRange->Core.Key,
1660 pRange->Core.KeyLast,
1661 pRange->pDevInsR3,
1662 pRange->pfnReadCallbackR3,
1663 pRange->pfnWriteCallbackR3,
1664 pRange->pfnFillCallbackR3,
1665 pRange->pvUserR3,
1666 pRange->pszDesc);
1667 pHlp->pfnPrintf(pHlp,
1668 "%*s %RHv %RHv %RHv %RHv %RHv\n",
1669 sizeof(RTGCPHYS) * 2 * 2 + 1, "R0",
1670 pRange->pDevInsR0,
1671 pRange->pfnReadCallbackR0,
1672 pRange->pfnWriteCallbackR0,
1673 pRange->pfnFillCallbackR0,
1674 pRange->pvUserR0);
1675 pHlp->pfnPrintf(pHlp,
1676 "%*s %RRv %RRv %RRv %RRv %RRv\n",
1677 sizeof(RTGCPHYS) * 2 * 2 + 1, "RC",
1678 pRange->pDevInsRC,
1679 pRange->pfnReadCallbackRC,
1680 pRange->pfnWriteCallbackRC,
1681 pRange->pfnFillCallbackRC,
1682 pRange->pvUserRC);
1683 return 0;
1684}
1685
1686
1687/**
1688 * Display registered MMIO ranges to the log.
1689 *
1690 * @param pVM The cross context VM structure.
1691 * @param pHlp The info helpers.
1692 * @param pszArgs Arguments, ignored.
1693 */
1694static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1695{
1696 NOREF(pszArgs);
1697 pHlp->pfnPrintf(pHlp,
1698 "MMIO ranges (pVM=%p)\n"
1699 "%.*s %.*s %.*s %.*s %.*s %.*s %s\n",
1700 pVM,
1701 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
1702 sizeof(RTHCPTR) * 2, "pDevIns ",
1703 sizeof(RTHCPTR) * 2, "Read ",
1704 sizeof(RTHCPTR) * 2, "Write ",
1705 sizeof(RTHCPTR) * 2, "Fill ",
1706 sizeof(RTHCPTR) * 2, "pvUser ",
1707 "Description");
1708 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesR3->MMIOTree, true, iomR3MMIOInfoOne, (void *)pHlp);
1709}
1710
1711
1712#ifdef VBOX_WITH_STATISTICS
1713/**
1714 * Tries to come up with the standard name for a port.
1715 *
1716 * @returns Pointer to readonly string if known.
1717 * @returns NULL if unknown port number.
1718 *
1719 * @param Port The port to name.
1720 */
1721static const char *iomR3IOPortGetStandardName(RTIOPORT Port)
1722{
1723 switch (Port)
1724 {
1725 case 0x00: case 0x10: case 0x20: case 0x30: case 0x40: case 0x50: case 0x70:
1726 case 0x01: case 0x11: case 0x21: case 0x31: case 0x41: case 0x51: case 0x61: case 0x71:
1727 case 0x02: case 0x12: case 0x22: case 0x32: case 0x42: case 0x52: case 0x62: case 0x72:
1728 case 0x03: case 0x13: case 0x23: case 0x33: case 0x43: case 0x53: case 0x63: case 0x73:
1729 case 0x04: case 0x14: case 0x24: case 0x34: case 0x44: case 0x54: case 0x74:
1730 case 0x05: case 0x15: case 0x25: case 0x35: case 0x45: case 0x55: case 0x65: case 0x75:
1731 case 0x06: case 0x16: case 0x26: case 0x36: case 0x46: case 0x56: case 0x66: case 0x76:
1732 case 0x07: case 0x17: case 0x27: case 0x37: case 0x47: case 0x57: case 0x67: case 0x77:
1733 case 0x08: case 0x18: case 0x28: case 0x38: case 0x48: case 0x58: case 0x68: case 0x78:
1734 case 0x09: case 0x19: case 0x29: case 0x39: case 0x49: case 0x59: case 0x69: case 0x79:
1735 case 0x0a: case 0x1a: case 0x2a: case 0x3a: case 0x4a: case 0x5a: case 0x6a: case 0x7a:
1736 case 0x0b: case 0x1b: case 0x2b: case 0x3b: case 0x4b: case 0x5b: case 0x6b: case 0x7b:
1737 case 0x0c: case 0x1c: case 0x2c: case 0x3c: case 0x4c: case 0x5c: case 0x6c: case 0x7c:
1738 case 0x0d: case 0x1d: case 0x2d: case 0x3d: case 0x4d: case 0x5d: case 0x6d: case 0x7d:
1739 case 0x0e: case 0x1e: case 0x2e: case 0x3e: case 0x4e: case 0x5e: case 0x6e: case 0x7e:
1740 case 0x0f: case 0x1f: case 0x2f: case 0x3f: case 0x4f: case 0x5f: case 0x6f: case 0x7f:
1741
1742 case 0x80: case 0x90: case 0xa0: case 0xb0: case 0xc0: case 0xd0: case 0xe0: case 0xf0:
1743 case 0x81: case 0x91: case 0xa1: case 0xb1: case 0xc1: case 0xd1: case 0xe1: case 0xf1:
1744 case 0x82: case 0x92: case 0xa2: case 0xb2: case 0xc2: case 0xd2: case 0xe2: case 0xf2:
1745 case 0x83: case 0x93: case 0xa3: case 0xb3: case 0xc3: case 0xd3: case 0xe3: case 0xf3:
1746 case 0x84: case 0x94: case 0xa4: case 0xb4: case 0xc4: case 0xd4: case 0xe4: case 0xf4:
1747 case 0x85: case 0x95: case 0xa5: case 0xb5: case 0xc5: case 0xd5: case 0xe5: case 0xf5:
1748 case 0x86: case 0x96: case 0xa6: case 0xb6: case 0xc6: case 0xd6: case 0xe6: case 0xf6:
1749 case 0x87: case 0x97: case 0xa7: case 0xb7: case 0xc7: case 0xd7: case 0xe7: case 0xf7:
1750 case 0x88: case 0x98: case 0xa8: case 0xb8: case 0xc8: case 0xd8: case 0xe8: case 0xf8:
1751 case 0x89: case 0x99: case 0xa9: case 0xb9: case 0xc9: case 0xd9: case 0xe9: case 0xf9:
1752 case 0x8a: case 0x9a: case 0xaa: case 0xba: case 0xca: case 0xda: case 0xea: case 0xfa:
1753 case 0x8b: case 0x9b: case 0xab: case 0xbb: case 0xcb: case 0xdb: case 0xeb: case 0xfb:
1754 case 0x8c: case 0x9c: case 0xac: case 0xbc: case 0xcc: case 0xdc: case 0xec: case 0xfc:
1755 case 0x8d: case 0x9d: case 0xad: case 0xbd: case 0xcd: case 0xdd: case 0xed: case 0xfd:
1756 case 0x8e: case 0x9e: case 0xae: case 0xbe: case 0xce: case 0xde: case 0xee: case 0xfe:
1757 case 0x8f: case 0x9f: case 0xaf: case 0xbf: case 0xcf: case 0xdf: case 0xef: case 0xff:
1758 return "System Reserved";
1759
1760 case 0x60:
1761 case 0x64:
1762 return "Keyboard & Mouse";
1763
1764 case 0x378:
1765 case 0x379:
1766 case 0x37a:
1767 case 0x37b:
1768 case 0x37c:
1769 case 0x37d:
1770 case 0x37e:
1771 case 0x37f:
1772 case 0x3bc:
1773 case 0x3bd:
1774 case 0x3be:
1775 case 0x3bf:
1776 case 0x278:
1777 case 0x279:
1778 case 0x27a:
1779 case 0x27b:
1780 case 0x27c:
1781 case 0x27d:
1782 case 0x27e:
1783 case 0x27f:
1784 return "LPT1/2/3";
1785
1786 case 0x3f8:
1787 case 0x3f9:
1788 case 0x3fa:
1789 case 0x3fb:
1790 case 0x3fc:
1791 case 0x3fd:
1792 case 0x3fe:
1793 case 0x3ff:
1794 return "COM1";
1795
1796 case 0x2f8:
1797 case 0x2f9:
1798 case 0x2fa:
1799 case 0x2fb:
1800 case 0x2fc:
1801 case 0x2fd:
1802 case 0x2fe:
1803 case 0x2ff:
1804 return "COM2";
1805
1806 case 0x3e8:
1807 case 0x3e9:
1808 case 0x3ea:
1809 case 0x3eb:
1810 case 0x3ec:
1811 case 0x3ed:
1812 case 0x3ee:
1813 case 0x3ef:
1814 return "COM3";
1815
1816 case 0x2e8:
1817 case 0x2e9:
1818 case 0x2ea:
1819 case 0x2eb:
1820 case 0x2ec:
1821 case 0x2ed:
1822 case 0x2ee:
1823 case 0x2ef:
1824 return "COM4";
1825
1826 case 0x200:
1827 case 0x201:
1828 case 0x202:
1829 case 0x203:
1830 case 0x204:
1831 case 0x205:
1832 case 0x206:
1833 case 0x207:
1834 return "Joystick";
1835
1836 case 0x3f0:
1837 case 0x3f1:
1838 case 0x3f2:
1839 case 0x3f3:
1840 case 0x3f4:
1841 case 0x3f5:
1842 case 0x3f6:
1843 case 0x3f7:
1844 return "Floppy";
1845
1846 case 0x1f0:
1847 case 0x1f1:
1848 case 0x1f2:
1849 case 0x1f3:
1850 case 0x1f4:
1851 case 0x1f5:
1852 case 0x1f6:
1853 case 0x1f7:
1854 //case 0x3f6:
1855 //case 0x3f7:
1856 return "IDE 1st";
1857
1858 case 0x170:
1859 case 0x171:
1860 case 0x172:
1861 case 0x173:
1862 case 0x174:
1863 case 0x175:
1864 case 0x176:
1865 case 0x177:
1866 case 0x376:
1867 case 0x377:
1868 return "IDE 2nd";
1869
1870 case 0x1e0:
1871 case 0x1e1:
1872 case 0x1e2:
1873 case 0x1e3:
1874 case 0x1e4:
1875 case 0x1e5:
1876 case 0x1e6:
1877 case 0x1e7:
1878 case 0x3e6:
1879 case 0x3e7:
1880 return "IDE 3rd";
1881
1882 case 0x160:
1883 case 0x161:
1884 case 0x162:
1885 case 0x163:
1886 case 0x164:
1887 case 0x165:
1888 case 0x166:
1889 case 0x167:
1890 case 0x366:
1891 case 0x367:
1892 return "IDE 4th";
1893
1894 case 0x130: case 0x140: case 0x150:
1895 case 0x131: case 0x141: case 0x151:
1896 case 0x132: case 0x142: case 0x152:
1897 case 0x133: case 0x143: case 0x153:
1898 case 0x134: case 0x144: case 0x154:
1899 case 0x135: case 0x145: case 0x155:
1900 case 0x136: case 0x146: case 0x156:
1901 case 0x137: case 0x147: case 0x157:
1902 case 0x138: case 0x148: case 0x158:
1903 case 0x139: case 0x149: case 0x159:
1904 case 0x13a: case 0x14a: case 0x15a:
1905 case 0x13b: case 0x14b: case 0x15b:
1906 case 0x13c: case 0x14c: case 0x15c:
1907 case 0x13d: case 0x14d: case 0x15d:
1908 case 0x13e: case 0x14e: case 0x15e:
1909 case 0x13f: case 0x14f: case 0x15f:
1910 case 0x220: case 0x230:
1911 case 0x221: case 0x231:
1912 case 0x222: case 0x232:
1913 case 0x223: case 0x233:
1914 case 0x224: case 0x234:
1915 case 0x225: case 0x235:
1916 case 0x226: case 0x236:
1917 case 0x227: case 0x237:
1918 case 0x228: case 0x238:
1919 case 0x229: case 0x239:
1920 case 0x22a: case 0x23a:
1921 case 0x22b: case 0x23b:
1922 case 0x22c: case 0x23c:
1923 case 0x22d: case 0x23d:
1924 case 0x22e: case 0x23e:
1925 case 0x22f: case 0x23f:
1926 case 0x330: case 0x340: case 0x350:
1927 case 0x331: case 0x341: case 0x351:
1928 case 0x332: case 0x342: case 0x352:
1929 case 0x333: case 0x343: case 0x353:
1930 case 0x334: case 0x344: case 0x354:
1931 case 0x335: case 0x345: case 0x355:
1932 case 0x336: case 0x346: case 0x356:
1933 case 0x337: case 0x347: case 0x357:
1934 case 0x338: case 0x348: case 0x358:
1935 case 0x339: case 0x349: case 0x359:
1936 case 0x33a: case 0x34a: case 0x35a:
1937 case 0x33b: case 0x34b: case 0x35b:
1938 case 0x33c: case 0x34c: case 0x35c:
1939 case 0x33d: case 0x34d: case 0x35d:
1940 case 0x33e: case 0x34e: case 0x35e:
1941 case 0x33f: case 0x34f: case 0x35f:
1942 return "SCSI (typically)";
1943
1944 case 0x320:
1945 case 0x321:
1946 case 0x322:
1947 case 0x323:
1948 case 0x324:
1949 case 0x325:
1950 case 0x326:
1951 case 0x327:
1952 return "XT HD";
1953
1954 case 0x3b0:
1955 case 0x3b1:
1956 case 0x3b2:
1957 case 0x3b3:
1958 case 0x3b4:
1959 case 0x3b5:
1960 case 0x3b6:
1961 case 0x3b7:
1962 case 0x3b8:
1963 case 0x3b9:
1964 case 0x3ba:
1965 case 0x3bb:
1966 return "VGA";
1967
1968 case 0x3c0: case 0x3d0:
1969 case 0x3c1: case 0x3d1:
1970 case 0x3c2: case 0x3d2:
1971 case 0x3c3: case 0x3d3:
1972 case 0x3c4: case 0x3d4:
1973 case 0x3c5: case 0x3d5:
1974 case 0x3c6: case 0x3d6:
1975 case 0x3c7: case 0x3d7:
1976 case 0x3c8: case 0x3d8:
1977 case 0x3c9: case 0x3d9:
1978 case 0x3ca: case 0x3da:
1979 case 0x3cb: case 0x3db:
1980 case 0x3cc: case 0x3dc:
1981 case 0x3cd: case 0x3dd:
1982 case 0x3ce: case 0x3de:
1983 case 0x3cf: case 0x3df:
1984 return "VGA/EGA";
1985
1986 case 0x240: case 0x260: case 0x280:
1987 case 0x241: case 0x261: case 0x281:
1988 case 0x242: case 0x262: case 0x282:
1989 case 0x243: case 0x263: case 0x283:
1990 case 0x244: case 0x264: case 0x284:
1991 case 0x245: case 0x265: case 0x285:
1992 case 0x246: case 0x266: case 0x286:
1993 case 0x247: case 0x267: case 0x287:
1994 case 0x248: case 0x268: case 0x288:
1995 case 0x249: case 0x269: case 0x289:
1996 case 0x24a: case 0x26a: case 0x28a:
1997 case 0x24b: case 0x26b: case 0x28b:
1998 case 0x24c: case 0x26c: case 0x28c:
1999 case 0x24d: case 0x26d: case 0x28d:
2000 case 0x24e: case 0x26e: case 0x28e:
2001 case 0x24f: case 0x26f: case 0x28f:
2002 case 0x300:
2003 case 0x301:
2004 case 0x388:
2005 case 0x389:
2006 case 0x38a:
2007 case 0x38b:
2008 return "Sound Card (typically)";
2009
2010 default:
2011 return NULL;
2012 }
2013}
2014#endif /* VBOX_WITH_STATISTICS */
2015
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette