VirtualBox

source: vbox/trunk/src/VBox/VMM/include/CPUMInternal.mac@ 54985

Last change on this file since 54985 was 54898, checked in by vboxsync, 10 years ago

CPUMCTX,CPUMHOST: Replaced the fpu (X86FXSAVE) member with an XState (X86XSAVEAREA) member.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 17.2 KB
Line 
1; $Id: CPUMInternal.mac 54898 2015-03-22 23:47:07Z vboxsync $
2;; @file
3; CPUM - Internal header file (asm).
4;
5
6;
7; Copyright (C) 2006-2015 Oracle Corporation
8;
9; This file is part of VirtualBox Open Source Edition (OSE), as
10; available from http://www.virtualbox.org. This file is free software;
11; you can redistribute it and/or modify it under the terms of the GNU
12; General Public License (GPL) as published by the Free Software
13; Foundation, in version 2 as it comes in the "COPYING" file of the
14; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16;
17
18%include "VBox/asmdefs.mac"
19%include "VBox/vmm/cpum.mac"
20
21;;
22; CPU info
23struc CPUMINFO
24 .cMsrRanges resd 1 ; uint32_t
25 .fMsrMask resd 1 ; uint32_t
26 .cCpuIdLeaves resd 1 ; uint32_t
27 .iFirstExtCpuIdLeaf resd 1 ; uint32_t
28 .uPadding resd 1 ; uint32_t
29 .enmUnknownCpuIdMethod resd 1 ; CPUMUNKNOWNCPUID
30 .DefCpuId resb CPUMCPUID_size ; CPUMCPUID
31 .uScalableBusFreq resq 1 ; uint64_t
32 .paMsrRangesR0 RTR0PTR_RES 1 ; R0PTRTYPE(PCPUMMSRRANGE)
33 .paCpuIdLeavesR0 RTR0PTR_RES 1 ; R0PTRTYPE(PCPUMCPUIDLEAF)
34 .paMsrRangesR3 RTR3PTR_RES 1 ; R3PTRTYPE(PCPUMMSRRANGE)
35 .paCpuIdLeavesR3 RTR3PTR_RES 1 ; R3PTRTYPE(PCPUMCPUIDLEAF)
36 .paMsrRangesRC RTRCPTR_RES 1 ; RCPTRTYPE(PCPUMMSRRANGE)
37 .paCpuIdLeavesRC RTRCPTR_RES 1 ; RCPTRTYPE(PCPUMCPUIDLEAF)
38endstruc
39
40
41%define CPUM_USED_FPU RT_BIT(0)
42%define CPUM_USED_FPU_SINCE_REM RT_BIT(1)
43%define CPUM_USED_MANUAL_XMM_RESTORE RT_BIT(2)
44%define CPUM_USE_SYSENTER RT_BIT(3)
45%define CPUM_USE_SYSCALL RT_BIT(4)
46%define CPUM_USE_DEBUG_REGS_HOST RT_BIT(5)
47%define CPUM_USED_DEBUG_REGS_HOST RT_BIT(6)
48%define CPUM_USE_DEBUG_REGS_HYPER RT_BIT(7)
49%define CPUM_USED_DEBUG_REGS_HYPER RT_BIT(8)
50%define CPUM_USED_DEBUG_REGS_GUEST RT_BIT(9)
51%define CPUM_SYNC_FPU_STATE RT_BIT(16)
52%define CPUM_SYNC_DEBUG_REGS_GUEST RT_BIT(17)
53%define CPUM_SYNC_DEBUG_REGS_HYPER RT_BIT(18)
54%define CPUM_USE_FFXSR_LEAKY RT_BIT(19)
55%define CPUM_USE_SUPPORTS_LONGMODE RT_BIT(20)
56
57%define CPUM_HANDLER_DS 1
58%define CPUM_HANDLER_ES 2
59%define CPUM_HANDLER_FS 3
60%define CPUM_HANDLER_GS 4
61%define CPUM_HANDLER_IRET 5
62%define CPUM_HANDLER_TYPEMASK 0ffh
63%define CPUM_HANDLER_CTXCORE_IN_EBP RT_BIT(31)
64
65%define VMMGCRET_USED_FPU 040000000h
66
67
68;; if anyone figures how to do %if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL) in
69; nasm please tell / fix this hack.
70%ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
71 %define fVBOX_WITH_HYBRID_32BIT_KERNEL 1
72%else
73 %define fVBOX_WITH_HYBRID_32BIT_KERNEL 0
74%endif
75
76struc CPUM
77 ;...
78 .offCPUMCPU0 resd 1
79 .fHostUseFlags resd 1
80
81 ; CPUID eax=1
82 .CPUFeatures.edx resd 1
83 .CPUFeatures.ecx resd 1
84
85 ; CPUID eax=0x80000001
86 .CPUFeaturesExt.edx resd 1
87 .CPUFeaturesExt.ecx resd 1
88
89 ; CR4 masks
90 .CR4.AndMask resd 1
91 .CR4.OrMask resd 1
92 ; entered rawmode?
93 .u8PortableCpuIdLevel resb 1
94 .fPendingRestore resb 1
95%if RTHCPTR_CB == 8
96 .abPadding resb 6
97%else
98 .abPadding resb 2
99%endif
100
101 ; Patch manager saved state compatability CPUID leaf arrays
102 .aGuestCpuIdPatmStd resb 16*6
103 .aGuestCpuIdPatmExt resb 16*10
104 .aGuestCpuIdPatmCentaur resb 16*4
105
106%if HC_ARCH_BITS == 32
107 .abPadding2 resb 4
108%endif
109
110 .GuestInfo resb RTHCPTR_CB*4 + RTRCPTR_CB*2 + 4*12
111 .GuestFeatures resb 32
112 .HostFeatures resb 32
113
114 .cMsrWrites resq 1
115 .cMsrWritesToIgnoredBits resq 1
116 .cMsrWritesRaiseGp resq 1
117 .cMsrWritesUnknown resq 1
118 .cMsrReads resq 1
119 .cMsrReadsRaiseGp resq 1
120 .cMsrReadsUnknown resq 1
121endstruc
122
123struc CPUMCPU
124 ;
125 ; Guest context state
126 ; (Identical to the .Hyper chunk below.)
127 ;
128 alignb 64
129 .Guest.XState resb XSTATE_SIZE
130 .Guest.eax resq 1
131 .Guest.ecx resq 1
132 .Guest.edx resq 1
133 .Guest.ebx resq 1
134 .Guest.esp resq 1
135 .Guest.ebp resq 1
136 .Guest.esi resq 1
137 .Guest.edi resq 1
138 .Guest.r8 resq 1
139 .Guest.r9 resq 1
140 .Guest.r10 resq 1
141 .Guest.r11 resq 1
142 .Guest.r12 resq 1
143 .Guest.r13 resq 1
144 .Guest.r14 resq 1
145 .Guest.r15 resq 1
146 .Guest.es.Sel resw 1
147 .Guest.es.PaddingSel resw 1
148 .Guest.es.ValidSel resw 1
149 .Guest.es.fFlags resw 1
150 .Guest.es.u64Base resq 1
151 .Guest.es.u32Limit resd 1
152 .Guest.es.Attr resd 1
153 .Guest.cs.Sel resw 1
154 .Guest.cs.PaddingSel resw 1
155 .Guest.cs.ValidSel resw 1
156 .Guest.cs.fFlags resw 1
157 .Guest.cs.u64Base resq 1
158 .Guest.cs.u32Limit resd 1
159 .Guest.cs.Attr resd 1
160 .Guest.ss.Sel resw 1
161 .Guest.ss.PaddingSel resw 1
162 .Guest.ss.ValidSel resw 1
163 .Guest.ss.fFlags resw 1
164 .Guest.ss.u64Base resq 1
165 .Guest.ss.u32Limit resd 1
166 .Guest.ss.Attr resd 1
167 .Guest.ds.Sel resw 1
168 .Guest.ds.PaddingSel resw 1
169 .Guest.ds.ValidSel resw 1
170 .Guest.ds.fFlags resw 1
171 .Guest.ds.u64Base resq 1
172 .Guest.ds.u32Limit resd 1
173 .Guest.ds.Attr resd 1
174 .Guest.fs.Sel resw 1
175 .Guest.fs.PaddingSel resw 1
176 .Guest.fs.ValidSel resw 1
177 .Guest.fs.fFlags resw 1
178 .Guest.fs.u64Base resq 1
179 .Guest.fs.u32Limit resd 1
180 .Guest.fs.Attr resd 1
181 .Guest.gs.Sel resw 1
182 .Guest.gs.PaddingSel resw 1
183 .Guest.gs.ValidSel resw 1
184 .Guest.gs.fFlags resw 1
185 .Guest.gs.u64Base resq 1
186 .Guest.gs.u32Limit resd 1
187 .Guest.gs.Attr resd 1
188 .Guest.eip resq 1
189 .Guest.eflags resq 1
190 .Guest.cr0 resq 1
191 .Guest.cr2 resq 1
192 .Guest.cr3 resq 1
193 .Guest.cr4 resq 1
194 .Guest.dr resq 8
195 .Guest.gdtrPadding resw 3
196 .Guest.gdtr resw 0
197 .Guest.gdtr.cbGdt resw 1
198 .Guest.gdtr.pGdt resq 1
199 .Guest.idtrPadding resw 3
200 .Guest.idtr resw 0
201 .Guest.idtr.cbIdt resw 1
202 .Guest.idtr.pIdt resq 1
203 .Guest.ldtr.Sel resw 1
204 .Guest.ldtr.PaddingSel resw 1
205 .Guest.ldtr.ValidSel resw 1
206 .Guest.ldtr.fFlags resw 1
207 .Guest.ldtr.u64Base resq 1
208 .Guest.ldtr.u32Limit resd 1
209 .Guest.ldtr.Attr resd 1
210 .Guest.tr.Sel resw 1
211 .Guest.tr.PaddingSel resw 1
212 .Guest.tr.ValidSel resw 1
213 .Guest.tr.fFlags resw 1
214 .Guest.tr.u64Base resq 1
215 .Guest.tr.u32Limit resd 1
216 .Guest.tr.Attr resd 1
217 .Guest.SysEnter.cs resb 8
218 .Guest.SysEnter.eip resb 8
219 .Guest.SysEnter.esp resb 8
220 .Guest.msrEFER resb 8
221 .Guest.msrSTAR resb 8
222 .Guest.msrPAT resb 8
223 .Guest.msrLSTAR resb 8
224 .Guest.msrCSTAR resb 8
225 .Guest.msrSFMASK resb 8
226 .Guest.msrKERNELGSBASE resb 8
227 .Guest.msrApicBase resb 8
228
229
230 alignb 64
231 .GuestMsrs.au64 resq 64
232
233 ;
234 ; Other stuff.
235 ;
236 .fUseFlags resd 1
237 .fChanged resd 1
238 .offCPUM resd 1
239 .u32RetCode resd 1
240
241%ifdef VBOX_WITH_VMMR0_DISABLE_LAPIC_NMI
242 .pvApicBase RTR0PTR_RES 1
243 .fApicDisVectors resd 1
244 .fX2Apic resb 1
245%else
246 .abPadding3 resb (RTR0PTR_CB + 4 + 1)
247%endif
248
249 .fRawEntered resb 1
250 .fRemEntered resb 1
251
252 .abPadding2 resb (64 - 16 - RTR0PTR_CB - 4 - 1 - 2)
253
254 ;
255 ; Host context state
256 ;
257 alignb 64
258 .Host.XState resb XSTATE_SIZE
259
260%if HC_ARCH_BITS == 64 || fVBOX_WITH_HYBRID_32BIT_KERNEL
261 ;.Host.rax resq 1 - scratch
262 .Host.rbx resq 1
263 ;.Host.rcx resq 1 - scratch
264 ;.Host.rdx resq 1 - scratch
265 .Host.rdi resq 1
266 .Host.rsi resq 1
267 .Host.rbp resq 1
268 .Host.rsp resq 1
269 ;.Host.r8 resq 1 - scratch
270 ;.Host.r9 resq 1 - scratch
271 .Host.r10 resq 1
272 .Host.r11 resq 1
273 .Host.r12 resq 1
274 .Host.r13 resq 1
275 .Host.r14 resq 1
276 .Host.r15 resq 1
277 ;.Host.rip resd 1 - scratch
278 .Host.rflags resq 1
279%endif
280%if HC_ARCH_BITS == 32
281 ;.Host.eax resd 1 - scratch
282 .Host.ebx resd 1
283 ;.Host.edx resd 1 - scratch
284 ;.Host.ecx resd 1 - scratch
285 .Host.edi resd 1
286 .Host.esi resd 1
287 .Host.ebp resd 1
288 .Host.eflags resd 1
289 ;.Host.eip resd 1 - scratch
290 ; lss pair!
291 .Host.esp resd 1
292%endif
293 .Host.ss resw 1
294 .Host.ssPadding resw 1
295 .Host.gs resw 1
296 .Host.gsPadding resw 1
297 .Host.fs resw 1
298 .Host.fsPadding resw 1
299 .Host.es resw 1
300 .Host.esPadding resw 1
301 .Host.ds resw 1
302 .Host.dsPadding resw 1
303 .Host.cs resw 1
304 .Host.csPadding resw 1
305
306%if HC_ARCH_BITS == 32 && fVBOX_WITH_HYBRID_32BIT_KERNEL == 0
307 .Host.cr0 resd 1
308 ;.Host.cr2 resd 1 - scratch
309 .Host.cr3 resd 1
310 .Host.cr4 resd 1
311
312 .Host.dr0 resd 1
313 .Host.dr1 resd 1
314 .Host.dr2 resd 1
315 .Host.dr3 resd 1
316 .Host.dr6 resd 1
317 .Host.dr7 resd 1
318
319 .Host.gdtr resb 6 ; GDT limit + linear address
320 .Host.gdtrPadding resw 1
321 .Host.idtr resb 6 ; IDT limit + linear address
322 .Host.idtrPadding resw 1
323 .Host.ldtr resw 1
324 .Host.ldtrPadding resw 1
325 .Host.tr resw 1
326 .Host.trPadding resw 1
327
328 .Host.SysEnterPadding resd 1
329 .Host.SysEnter.cs resq 1
330 .Host.SysEnter.eip resq 1
331 .Host.SysEnter.esp resq 1
332 .Host.efer resq 1
333
334%else ; 64-bit
335
336 .Host.cr0 resq 1
337 ;.Host.cr2 resq 1 - scratch
338 .Host.cr3 resq 1
339 .Host.cr4 resq 1
340 .Host.cr8 resq 1
341
342 .Host.dr0 resq 1
343 .Host.dr1 resq 1
344 .Host.dr2 resq 1
345 .Host.dr3 resq 1
346 .Host.dr6 resq 1
347 .Host.dr7 resq 1
348
349 .Host.gdtr resb 10 ; GDT limit + linear address
350 .Host.gdtrPadding resw 1
351 .Host.idtr resb 10 ; IDT limit + linear address
352 .Host.idtrPadding resw 1
353 .Host.ldtr resw 1
354 .Host.ldtrPadding resw 1
355 .Host.tr resw 1
356 .Host.trPadding resw 1
357
358 .Host.SysEnter.cs resq 1
359 .Host.SysEnter.eip resq 1
360 .Host.SysEnter.esp resq 1
361 .Host.FSbase resq 1
362 .Host.GSbase resq 1
363 .Host.efer resq 1
364%endif ; 64-bit
365
366 ;
367 ; Hypervisor Context (same as .Guest above).
368 ;
369 alignb 64
370 .Hyper.XState resb XSTATE_SIZE
371 .Hyper.eax resq 1
372 .Hyper.ecx resq 1
373 .Hyper.edx resq 1
374 .Hyper.ebx resq 1
375 .Hyper.esp resq 1
376 .Hyper.ebp resq 1
377 .Hyper.esi resq 1
378 .Hyper.edi resq 1
379 .Hyper.r8 resq 1
380 .Hyper.r9 resq 1
381 .Hyper.r10 resq 1
382 .Hyper.r11 resq 1
383 .Hyper.r12 resq 1
384 .Hyper.r13 resq 1
385 .Hyper.r14 resq 1
386 .Hyper.r15 resq 1
387 .Hyper.es.Sel resw 1
388 .Hyper.es.PaddingSel resw 1
389 .Hyper.es.ValidSel resw 1
390 .Hyper.es.fFlags resw 1
391 .Hyper.es.u64Base resq 1
392 .Hyper.es.u32Limit resd 1
393 .Hyper.es.Attr resd 1
394 .Hyper.cs.Sel resw 1
395 .Hyper.cs.PaddingSel resw 1
396 .Hyper.cs.ValidSel resw 1
397 .Hyper.cs.fFlags resw 1
398 .Hyper.cs.u64Base resq 1
399 .Hyper.cs.u32Limit resd 1
400 .Hyper.cs.Attr resd 1
401 .Hyper.ss.Sel resw 1
402 .Hyper.ss.PaddingSel resw 1
403 .Hyper.ss.ValidSel resw 1
404 .Hyper.ss.fFlags resw 1
405 .Hyper.ss.u64Base resq 1
406 .Hyper.ss.u32Limit resd 1
407 .Hyper.ss.Attr resd 1
408 .Hyper.ds.Sel resw 1
409 .Hyper.ds.PaddingSel resw 1
410 .Hyper.ds.ValidSel resw 1
411 .Hyper.ds.fFlags resw 1
412 .Hyper.ds.u64Base resq 1
413 .Hyper.ds.u32Limit resd 1
414 .Hyper.ds.Attr resd 1
415 .Hyper.fs.Sel resw 1
416 .Hyper.fs.PaddingSel resw 1
417 .Hyper.fs.ValidSel resw 1
418 .Hyper.fs.fFlags resw 1
419 .Hyper.fs.u64Base resq 1
420 .Hyper.fs.u32Limit resd 1
421 .Hyper.fs.Attr resd 1
422 .Hyper.gs.Sel resw 1
423 .Hyper.gs.PaddingSel resw 1
424 .Hyper.gs.ValidSel resw 1
425 .Hyper.gs.fFlags resw 1
426 .Hyper.gs.u64Base resq 1
427 .Hyper.gs.u32Limit resd 1
428 .Hyper.gs.Attr resd 1
429 .Hyper.eip resq 1
430 .Hyper.eflags resq 1
431 .Hyper.cr0 resq 1
432 .Hyper.cr2 resq 1
433 .Hyper.cr3 resq 1
434 .Hyper.cr4 resq 1
435 .Hyper.dr resq 8
436 .Hyper.gdtrPadding resw 3
437 .Hyper.gdtr resw 0
438 .Hyper.gdtr.cbGdt resw 1
439 .Hyper.gdtr.pGdt resq 1
440 .Hyper.idtrPadding resw 3
441 .Hyper.idtr resw 0
442 .Hyper.idtr.cbIdt resw 1
443 .Hyper.idtr.pIdt resq 1
444 .Hyper.ldtr.Sel resw 1
445 .Hyper.ldtr.PaddingSel resw 1
446 .Hyper.ldtr.ValidSel resw 1
447 .Hyper.ldtr.fFlags resw 1
448 .Hyper.ldtr.u64Base resq 1
449 .Hyper.ldtr.u32Limit resd 1
450 .Hyper.ldtr.Attr resd 1
451 .Hyper.tr.Sel resw 1
452 .Hyper.tr.PaddingSel resw 1
453 .Hyper.tr.ValidSel resw 1
454 .Hyper.tr.fFlags resw 1
455 .Hyper.tr.u64Base resq 1
456 .Hyper.tr.u32Limit resd 1
457 .Hyper.tr.Attr resd 1
458 .Hyper.SysEnter.cs resb 8
459 .Hyper.SysEnter.eip resb 8
460 .Hyper.SysEnter.esp resb 8
461 .Hyper.msrEFER resb 8
462 .Hyper.msrSTAR resb 8
463 .Hyper.msrPAT resb 8
464 .Hyper.msrLSTAR resb 8
465 .Hyper.msrCSTAR resb 8
466 .Hyper.msrSFMASK resb 8
467 .Hyper.msrKERNELGSBASE resb 8
468 .Hyper.msrApicBase resb 8
469 alignb 64
470
471%ifdef VBOX_WITH_CRASHDUMP_MAGIC
472 .aMagic resb 56
473 .uMagic resq 1
474%endif
475endstruc
476
477
478;;
479; Converts the CPUM pointer to CPUMCPU
480; @param %1 register name
481%macro CPUMCPU_FROM_CPUM 1
482 add %1, dword [%1 + CPUM.offCPUMCPU0]
483%endmacro
484
485;;
486; Converts the CPUM pointer to CPUMCPU
487; @param %1 register name (CPUM)
488; @param %2 register name (CPUMCPU offset)
489%macro CPUMCPU_FROM_CPUM_WITH_OFFSET 2
490 add %1, %2
491%endmacro
492
493;;
494; Converts the CPUMCPU pointer to CPUM
495; @param %1 register name
496%macro CPUM_FROM_CPUMCPU 1
497 sub %1, dword [%1 + CPUMCPU.offCPUM]
498%endmacro
499
500;;
501; Converts the CPUMCPU pointer to CPUM
502; @param %1 register name (CPUM)
503; @param %2 register name (CPUMCPU offset)
504%macro CPUM_FROM_CPUMCPU_WITH_OFFSET 2
505 sub %1, %2
506%endmacro
507
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette