VirtualBox

source: vbox/trunk/src/VBox/VMM/include/HMInternal.h@ 82000

Last change on this file since 82000 was 81790, checked in by vboxsync, 5 years ago

VMM/HMVMXR0: Propagate guest-interruptibility state from the VMCS to ring-3 and log it during VERR_VMX_INVALID_GUEST_STATE gurus.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 52.1 KB
Line 
1/* $Id: HMInternal.h 81790 2019-11-12 05:36:24Z vboxsync $ */
2/** @file
3 * HM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2019 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18#ifndef VMM_INCLUDED_SRC_include_HMInternal_h
19#define VMM_INCLUDED_SRC_include_HMInternal_h
20#ifndef RT_WITHOUT_PRAGMA_ONCE
21# pragma once
22#endif
23
24#include <VBox/cdefs.h>
25#include <VBox/types.h>
26#include <VBox/vmm/stam.h>
27#include <VBox/dis.h>
28#include <VBox/vmm/hm.h>
29#include <VBox/vmm/hm_vmx.h>
30#include <VBox/vmm/hm_svm.h>
31#include <VBox/vmm/pgm.h>
32#include <VBox/vmm/cpum.h>
33#include <VBox/vmm/trpm.h>
34#include <iprt/memobj.h>
35#include <iprt/cpuset.h>
36#include <iprt/mp.h>
37#include <iprt/avl.h>
38#include <iprt/string.h>
39
40#if HC_ARCH_BITS == 32
41# error "32-bit hosts are no longer supported. Go back to 6.0 or earlier!"
42#endif
43
44/** @def HM_PROFILE_EXIT_DISPATCH
45 * Enables profiling of the VM exit handler dispatching. */
46#if 0 || defined(DOXYGEN_RUNNING)
47# define HM_PROFILE_EXIT_DISPATCH
48#endif
49
50RT_C_DECLS_BEGIN
51
52
53/** @defgroup grp_hm_int Internal
54 * @ingroup grp_hm
55 * @internal
56 * @{
57 */
58
59/** @name HM_CHANGED_XXX
60 * HM CPU-context changed flags.
61 *
62 * These flags are used to keep track of which registers and state has been
63 * modified since they were imported back into the guest-CPU context.
64 *
65 * @{
66 */
67#define HM_CHANGED_HOST_CONTEXT UINT64_C(0x0000000000000001)
68#define HM_CHANGED_GUEST_RIP UINT64_C(0x0000000000000004)
69#define HM_CHANGED_GUEST_RFLAGS UINT64_C(0x0000000000000008)
70
71#define HM_CHANGED_GUEST_RAX UINT64_C(0x0000000000000010)
72#define HM_CHANGED_GUEST_RCX UINT64_C(0x0000000000000020)
73#define HM_CHANGED_GUEST_RDX UINT64_C(0x0000000000000040)
74#define HM_CHANGED_GUEST_RBX UINT64_C(0x0000000000000080)
75#define HM_CHANGED_GUEST_RSP UINT64_C(0x0000000000000100)
76#define HM_CHANGED_GUEST_RBP UINT64_C(0x0000000000000200)
77#define HM_CHANGED_GUEST_RSI UINT64_C(0x0000000000000400)
78#define HM_CHANGED_GUEST_RDI UINT64_C(0x0000000000000800)
79#define HM_CHANGED_GUEST_R8_R15 UINT64_C(0x0000000000001000)
80#define HM_CHANGED_GUEST_GPRS_MASK UINT64_C(0x0000000000001ff0)
81
82#define HM_CHANGED_GUEST_ES UINT64_C(0x0000000000002000)
83#define HM_CHANGED_GUEST_CS UINT64_C(0x0000000000004000)
84#define HM_CHANGED_GUEST_SS UINT64_C(0x0000000000008000)
85#define HM_CHANGED_GUEST_DS UINT64_C(0x0000000000010000)
86#define HM_CHANGED_GUEST_FS UINT64_C(0x0000000000020000)
87#define HM_CHANGED_GUEST_GS UINT64_C(0x0000000000040000)
88#define HM_CHANGED_GUEST_SREG_MASK UINT64_C(0x000000000007e000)
89
90#define HM_CHANGED_GUEST_GDTR UINT64_C(0x0000000000080000)
91#define HM_CHANGED_GUEST_IDTR UINT64_C(0x0000000000100000)
92#define HM_CHANGED_GUEST_LDTR UINT64_C(0x0000000000200000)
93#define HM_CHANGED_GUEST_TR UINT64_C(0x0000000000400000)
94#define HM_CHANGED_GUEST_TABLE_MASK UINT64_C(0x0000000000780000)
95
96#define HM_CHANGED_GUEST_CR0 UINT64_C(0x0000000000800000)
97#define HM_CHANGED_GUEST_CR2 UINT64_C(0x0000000001000000)
98#define HM_CHANGED_GUEST_CR3 UINT64_C(0x0000000002000000)
99#define HM_CHANGED_GUEST_CR4 UINT64_C(0x0000000004000000)
100#define HM_CHANGED_GUEST_CR_MASK UINT64_C(0x0000000007800000)
101
102#define HM_CHANGED_GUEST_APIC_TPR UINT64_C(0x0000000008000000)
103#define HM_CHANGED_GUEST_EFER_MSR UINT64_C(0x0000000010000000)
104
105#define HM_CHANGED_GUEST_DR0_DR3 UINT64_C(0x0000000020000000)
106#define HM_CHANGED_GUEST_DR6 UINT64_C(0x0000000040000000)
107#define HM_CHANGED_GUEST_DR7 UINT64_C(0x0000000080000000)
108#define HM_CHANGED_GUEST_DR_MASK UINT64_C(0x00000000e0000000)
109
110#define HM_CHANGED_GUEST_X87 UINT64_C(0x0000000100000000)
111#define HM_CHANGED_GUEST_SSE_AVX UINT64_C(0x0000000200000000)
112#define HM_CHANGED_GUEST_OTHER_XSAVE UINT64_C(0x0000000400000000)
113#define HM_CHANGED_GUEST_XCRx UINT64_C(0x0000000800000000)
114
115#define HM_CHANGED_GUEST_KERNEL_GS_BASE UINT64_C(0x0000001000000000)
116#define HM_CHANGED_GUEST_SYSCALL_MSRS UINT64_C(0x0000002000000000)
117#define HM_CHANGED_GUEST_SYSENTER_CS_MSR UINT64_C(0x0000004000000000)
118#define HM_CHANGED_GUEST_SYSENTER_EIP_MSR UINT64_C(0x0000008000000000)
119#define HM_CHANGED_GUEST_SYSENTER_ESP_MSR UINT64_C(0x0000010000000000)
120#define HM_CHANGED_GUEST_SYSENTER_MSR_MASK UINT64_C(0x000001c000000000)
121#define HM_CHANGED_GUEST_TSC_AUX UINT64_C(0x0000020000000000)
122#define HM_CHANGED_GUEST_OTHER_MSRS UINT64_C(0x0000040000000000)
123#define HM_CHANGED_GUEST_ALL_MSRS ( HM_CHANGED_GUEST_EFER \
124 | HM_CHANGED_GUEST_KERNEL_GS_BASE \
125 | HM_CHANGED_GUEST_SYSCALL_MSRS \
126 | HM_CHANGED_GUEST_SYSENTER_MSR_MASK \
127 | HM_CHANGED_GUEST_TSC_AUX \
128 | HM_CHANGED_GUEST_OTHER_MSRS)
129
130#define HM_CHANGED_GUEST_HWVIRT UINT64_C(0x0000080000000000)
131#define HM_CHANGED_GUEST_MASK UINT64_C(0x00000ffffffffffc)
132
133#define HM_CHANGED_KEEPER_STATE_MASK UINT64_C(0xffff000000000000)
134
135#define HM_CHANGED_VMX_XCPT_INTERCEPTS UINT64_C(0x0001000000000000)
136#define HM_CHANGED_VMX_GUEST_AUTO_MSRS UINT64_C(0x0002000000000000)
137#define HM_CHANGED_VMX_GUEST_LAZY_MSRS UINT64_C(0x0004000000000000)
138#define HM_CHANGED_VMX_ENTRY_EXIT_CTLS UINT64_C(0x0008000000000000)
139#define HM_CHANGED_VMX_MASK UINT64_C(0x000f000000000000)
140#define HM_CHANGED_VMX_HOST_GUEST_SHARED_STATE ( HM_CHANGED_GUEST_DR_MASK \
141 | HM_CHANGED_VMX_GUEST_LAZY_MSRS)
142
143#define HM_CHANGED_SVM_XCPT_INTERCEPTS UINT64_C(0x0001000000000000)
144#define HM_CHANGED_SVM_MASK UINT64_C(0x0001000000000000)
145#define HM_CHANGED_SVM_HOST_GUEST_SHARED_STATE HM_CHANGED_GUEST_DR_MASK
146
147#define HM_CHANGED_ALL_GUEST ( HM_CHANGED_GUEST_MASK \
148 | HM_CHANGED_KEEPER_STATE_MASK)
149
150/** Mask of what state might have changed when IEM raised an exception.
151 * This is a based on IEM_CPUMCTX_EXTRN_XCPT_MASK. */
152#define HM_CHANGED_RAISED_XCPT_MASK ( HM_CHANGED_GUEST_GPRS_MASK \
153 | HM_CHANGED_GUEST_RIP \
154 | HM_CHANGED_GUEST_RFLAGS \
155 | HM_CHANGED_GUEST_SS \
156 | HM_CHANGED_GUEST_CS \
157 | HM_CHANGED_GUEST_CR0 \
158 | HM_CHANGED_GUEST_CR3 \
159 | HM_CHANGED_GUEST_CR4 \
160 | HM_CHANGED_GUEST_APIC_TPR \
161 | HM_CHANGED_GUEST_EFER_MSR \
162 | HM_CHANGED_GUEST_DR7 \
163 | HM_CHANGED_GUEST_CR2 \
164 | HM_CHANGED_GUEST_SREG_MASK \
165 | HM_CHANGED_GUEST_TABLE_MASK)
166
167#ifdef VBOX_WITH_NESTED_HWVIRT_SVM
168/** Mask of what state might have changed when \#VMEXIT is emulated. */
169# define HM_CHANGED_SVM_VMEXIT_MASK ( HM_CHANGED_GUEST_RSP \
170 | HM_CHANGED_GUEST_RAX \
171 | HM_CHANGED_GUEST_RIP \
172 | HM_CHANGED_GUEST_RFLAGS \
173 | HM_CHANGED_GUEST_CS \
174 | HM_CHANGED_GUEST_SS \
175 | HM_CHANGED_GUEST_DS \
176 | HM_CHANGED_GUEST_ES \
177 | HM_CHANGED_GUEST_GDTR \
178 | HM_CHANGED_GUEST_IDTR \
179 | HM_CHANGED_GUEST_CR_MASK \
180 | HM_CHANGED_GUEST_EFER_MSR \
181 | HM_CHANGED_GUEST_DR6 \
182 | HM_CHANGED_GUEST_DR7 \
183 | HM_CHANGED_GUEST_OTHER_MSRS \
184 | HM_CHANGED_GUEST_HWVIRT \
185 | HM_CHANGED_SVM_MASK \
186 | HM_CHANGED_GUEST_APIC_TPR)
187
188/** Mask of what state might have changed when VMRUN is emulated. */
189# define HM_CHANGED_SVM_VMRUN_MASK HM_CHANGED_SVM_VMEXIT_MASK
190#endif
191#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
192/** Mask of what state might have changed when VM-exit is emulated.
193 *
194 * This is currently unused, but keeping it here in case we can get away a bit more
195 * fine-grained state handling.
196 *
197 * @note Update IEM_CPUMCTX_EXTRN_VMX_VMEXIT_MASK when this changes. */
198# define HM_CHANGED_VMX_VMEXIT_MASK ( HM_CHANGED_GUEST_CR0 | HM_CHANGED_GUEST_CR3 | HM_CHANGED_GUEST_CR4 \
199 | HM_CHANGED_GUEST_DR7 | HM_CHANGED_GUEST_DR6 \
200 | HM_CHANGED_GUEST_EFER_MSR \
201 | HM_CHANGED_GUEST_SYSENTER_MSR_MASK \
202 | HM_CHANGED_GUEST_OTHER_MSRS /* for PAT MSR */ \
203 | HM_CHANGED_GUEST_RIP | HM_CHANGED_GUEST_RSP | HM_CHANGED_GUEST_RFLAGS \
204 | HM_CHANGED_GUEST_SREG_MASK \
205 | HM_CHANGED_GUEST_TR \
206 | HM_CHANGED_GUEST_LDTR | HM_CHANGED_GUEST_GDTR | HM_CHANGED_GUEST_IDTR \
207 | HM_CHANGED_GUEST_HWVIRT )
208#endif
209/** @} */
210
211/** Maximum number of exit reason statistics counters. */
212#define MAX_EXITREASON_STAT 0x100
213#define MASK_EXITREASON_STAT 0xff
214#define MASK_INJECT_IRQ_STAT 0xff
215
216/** Size for the EPT identity page table (1024 4 MB pages to cover the entire address space). */
217#define HM_EPT_IDENTITY_PG_TABLE_SIZE PAGE_SIZE
218/** Size of the TSS structure + 2 pages for the IO bitmap + end byte. */
219#define HM_VTX_TSS_SIZE (sizeof(VBOXTSS) + 2 * PAGE_SIZE + 1)
220/** Total guest mapped memory needed. */
221#define HM_VTX_TOTAL_DEVHEAP_MEM (HM_EPT_IDENTITY_PG_TABLE_SIZE + HM_VTX_TSS_SIZE)
222
223
224/** @name Macros for enabling and disabling preemption.
225 * These are really just for hiding the RTTHREADPREEMPTSTATE and asserting that
226 * preemption has already been disabled when there is no context hook.
227 * @{ */
228#ifdef VBOX_STRICT
229# define HM_DISABLE_PREEMPT(a_pVCpu) \
230 RTTHREADPREEMPTSTATE PreemptStateInternal = RTTHREADPREEMPTSTATE_INITIALIZER; \
231 Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD) || VMMR0ThreadCtxHookIsEnabled((a_pVCpu))); \
232 RTThreadPreemptDisable(&PreemptStateInternal)
233#else
234# define HM_DISABLE_PREEMPT(a_pVCpu) \
235 RTTHREADPREEMPTSTATE PreemptStateInternal = RTTHREADPREEMPTSTATE_INITIALIZER; \
236 RTThreadPreemptDisable(&PreemptStateInternal)
237#endif /* VBOX_STRICT */
238#define HM_RESTORE_PREEMPT() do { RTThreadPreemptRestore(&PreemptStateInternal); } while(0)
239/** @} */
240
241
242/** @name HM saved state versions.
243 * @{
244 */
245#define HM_SAVED_STATE_VERSION HM_SAVED_STATE_VERSION_SVM_NESTED_HWVIRT
246#define HM_SAVED_STATE_VERSION_SVM_NESTED_HWVIRT 6
247#define HM_SAVED_STATE_VERSION_TPR_PATCHING 5
248#define HM_SAVED_STATE_VERSION_NO_TPR_PATCHING 4
249#define HM_SAVED_STATE_VERSION_2_0_X 3
250/** @} */
251
252
253/**
254 * HM physical (host) CPU information.
255 */
256typedef struct HMPHYSCPU
257{
258 /** The CPU ID. */
259 RTCPUID idCpu;
260 /** The VM_HSAVE_AREA (AMD-V) / VMXON region (Intel) memory backing. */
261 RTR0MEMOBJ hMemObj;
262 /** The physical address of the first page in hMemObj (it's a
263 * physcially contigous allocation if it spans multiple pages). */
264 RTHCPHYS HCPhysMemObj;
265 /** The address of the memory (for pfnEnable). */
266 void *pvMemObj;
267 /** Current ASID (AMD-V) / VPID (Intel). */
268 uint32_t uCurrentAsid;
269 /** TLB flush count. */
270 uint32_t cTlbFlushes;
271 /** Whether to flush each new ASID/VPID before use. */
272 bool fFlushAsidBeforeUse;
273 /** Configured for VT-x or AMD-V. */
274 bool fConfigured;
275 /** Set if the VBOX_HWVIRTEX_IGNORE_SVM_IN_USE hack is active. */
276 bool fIgnoreAMDVInUseError;
277 /** Whether CR4.VMXE was already enabled prior to us enabling it. */
278 bool fVmxeAlreadyEnabled;
279 /** In use by our code. (for power suspend) */
280 bool volatile fInUse;
281#ifdef VBOX_WITH_NESTED_HWVIRT_SVM
282 /** Nested-guest union (put data common to SVM/VMX outside the union). */
283 union
284 {
285 /** Nested-guest SVM data. */
286 struct
287 {
288 /** The active nested-guest MSR permission bitmap memory backing. */
289 RTR0MEMOBJ hNstGstMsrpm;
290 /** The physical address of the first page in hNstGstMsrpm (physcially
291 * contiguous allocation). */
292 RTHCPHYS HCPhysNstGstMsrpm;
293 /** The address of the active nested-guest MSRPM. */
294 void *pvNstGstMsrpm;
295 } svm;
296 /** @todo Nested-VMX. */
297 } n;
298#endif
299} HMPHYSCPU;
300/** Pointer to HMPHYSCPU struct. */
301typedef HMPHYSCPU *PHMPHYSCPU;
302/** Pointer to a const HMPHYSCPU struct. */
303typedef const HMPHYSCPU *PCHMPHYSCPU;
304
305/**
306 * TPR-instruction type.
307 */
308typedef enum
309{
310 HMTPRINSTR_INVALID,
311 HMTPRINSTR_READ,
312 HMTPRINSTR_READ_SHR4,
313 HMTPRINSTR_WRITE_REG,
314 HMTPRINSTR_WRITE_IMM,
315 HMTPRINSTR_JUMP_REPLACEMENT,
316 /** The usual 32-bit paranoia. */
317 HMTPRINSTR_32BIT_HACK = 0x7fffffff
318} HMTPRINSTR;
319
320/**
321 * TPR patch information.
322 */
323typedef struct
324{
325 /** The key is the address of patched instruction. (32 bits GC ptr) */
326 AVLOU32NODECORE Core;
327 /** Original opcode. */
328 uint8_t aOpcode[16];
329 /** Instruction size. */
330 uint32_t cbOp;
331 /** Replacement opcode. */
332 uint8_t aNewOpcode[16];
333 /** Replacement instruction size. */
334 uint32_t cbNewOp;
335 /** Instruction type. */
336 HMTPRINSTR enmType;
337 /** Source operand. */
338 uint32_t uSrcOperand;
339 /** Destination operand. */
340 uint32_t uDstOperand;
341 /** Number of times the instruction caused a fault. */
342 uint32_t cFaults;
343 /** Patch address of the jump replacement. */
344 RTGCPTR32 pJumpTarget;
345} HMTPRPATCH;
346/** Pointer to HMTPRPATCH. */
347typedef HMTPRPATCH *PHMTPRPATCH;
348/** Pointer to a const HMTPRPATCH. */
349typedef const HMTPRPATCH *PCHMTPRPATCH;
350
351
352/**
353 * Makes a HMEXITSTAT::uKey value from a program counter and an exit code.
354 *
355 * @returns 64-bit key
356 * @param a_uPC The RIP + CS.BASE value of the exit.
357 * @param a_uExit The exit code.
358 * @todo Add CPL?
359 */
360#define HMEXITSTAT_MAKE_KEY(a_uPC, a_uExit) (((a_uPC) & UINT64_C(0x0000ffffffffffff)) | (uint64_t)(a_uExit) << 48)
361
362typedef struct HMEXITINFO
363{
364 /** See HMEXITSTAT_MAKE_KEY(). */
365 uint64_t uKey;
366 /** Number of recent hits (depreciates with time). */
367 uint32_t volatile cHits;
368 /** The age + lock. */
369 uint16_t volatile uAge;
370 /** Action or action table index. */
371 uint16_t iAction;
372} HMEXITINFO;
373AssertCompileSize(HMEXITINFO, 16); /* Lots of these guys, so don't add any unnecessary stuff! */
374
375typedef struct HMEXITHISTORY
376{
377 /** The exit timestamp. */
378 uint64_t uTscExit;
379 /** The index of the corresponding HMEXITINFO entry.
380 * UINT32_MAX if none (too many collisions, race, whatever). */
381 uint32_t iExitInfo;
382 /** Figure out later, needed for padding now. */
383 uint32_t uSomeClueOrSomething;
384} HMEXITHISTORY;
385
386/**
387 * Switcher function, HC to the special 64-bit RC.
388 *
389 * @param pVM The cross context VM structure.
390 * @param offCpumVCpu Offset from pVM->cpum to pVM->aCpus[idCpu].cpum.
391 * @returns Return code indicating the action to take.
392 */
393typedef DECLCALLBACK(int) FNHMSWITCHERHC(PVM pVM, uint32_t offCpumVCpu);
394/** Pointer to switcher function. */
395typedef FNHMSWITCHERHC *PFNHMSWITCHERHC;
396
397/** @def HM_UNION_NM
398 * For compilers (like DTrace) that does not grok nameless unions, we have a
399 * little hack to make them palatable.
400 */
401/** @def HM_STRUCT_NM
402 * For compilers (like DTrace) that does not grok nameless structs (it is
403 * non-standard C++), we have a little hack to make them palatable.
404 */
405#ifdef VBOX_FOR_DTRACE_LIB
406# define HM_UNION_NM(a_Nm) a_Nm
407# define HM_STRUCT_NM(a_Nm) a_Nm
408#elif defined(IPRT_WITHOUT_NAMED_UNIONS_AND_STRUCTS)
409# define HM_UNION_NM(a_Nm) a_Nm
410# define HM_STRUCT_NM(a_Nm) a_Nm
411#else
412# define HM_UNION_NM(a_Nm)
413# define HM_STRUCT_NM(a_Nm)
414#endif
415
416/**
417 * HM event.
418 *
419 * VT-x and AMD-V common event injection structure.
420 */
421typedef struct HMEVENT
422{
423 /** Whether the event is pending. */
424 uint32_t fPending;
425 /** The error-code associated with the event. */
426 uint32_t u32ErrCode;
427 /** The length of the instruction in bytes (only relevant for software
428 * interrupts or software exceptions). */
429 uint32_t cbInstr;
430 /** Alignment. */
431 uint32_t u32Padding;
432 /** The encoded event (VM-entry interruption-information for VT-x or EVENTINJ
433 * for SVM). */
434 uint64_t u64IntInfo;
435 /** Guest virtual address if this is a page-fault event. */
436 RTGCUINTPTR GCPtrFaultAddress;
437} HMEVENT;
438/** Pointer to a HMEVENT struct. */
439typedef HMEVENT *PHMEVENT;
440/** Pointer to a const HMEVENT struct. */
441typedef const HMEVENT *PCHMEVENT;
442AssertCompileSizeAlignment(HMEVENT, 8);
443
444/**
445 * HM VM Instance data.
446 * Changes to this must checked against the padding of the hm union in VM!
447 */
448typedef struct HM
449{
450 /** Set if nested paging is enabled. */
451 bool fNestedPaging;
452 /** Set when we've initialized VMX or SVM. */
453 bool fInitialized;
454 /** Set if nested paging is allowed. */
455 bool fAllowNestedPaging;
456 /** Set if large pages are enabled (requires nested paging). */
457 bool fLargePages;
458 /** Set if we can support 64-bit guests or not. */
459 bool fAllow64BitGuests;
460 /** Set when TPR patching is allowed. */
461 bool fTprPatchingAllowed;
462 /** Set when we initialize VT-x or AMD-V once for all CPUs. */
463 bool fGlobalInit;
464 /** Set when TPR patching is active. */
465 bool fTPRPatchingActive;
466 /** Set when the debug facility has breakpoints/events enabled that requires
467 * us to use the debug execution loop in ring-0. */
468 bool fUseDebugLoop;
469 /** Set if hardware APIC virtualization is enabled. */
470 bool fVirtApicRegs;
471 /** Set if posted interrupt processing is enabled. */
472 bool fPostedIntrs;
473 /** Set if indirect branch prediction barrier on VM exit. */
474 bool fIbpbOnVmExit;
475 /** Set if indirect branch prediction barrier on VM entry. */
476 bool fIbpbOnVmEntry;
477 /** Set if level 1 data cache should be flushed on VM entry. */
478 bool fL1dFlushOnVmEntry;
479 /** Set if level 1 data cache should be flushed on EMT scheduling. */
480 bool fL1dFlushOnSched;
481 /** Set if host manages speculation control settings. */
482 bool fSpecCtrlByHost;
483 /** Set if MDS related buffers should be cleared on VM entry. */
484 bool fMdsClearOnVmEntry;
485 /** Set if MDS related buffers should be cleared on EMT scheduling. */
486 bool fMdsClearOnSched;
487 /** Alignment padding. */
488 bool afPaddingMinus1[6];
489
490 /** Maximum ASID allowed. */
491 uint32_t uMaxAsid;
492 /** The maximum number of resumes loops allowed in ring-0 (safety precaution).
493 * This number is set much higher when RTThreadPreemptIsPending is reliable. */
494 uint32_t cMaxResumeLoops;
495
496 /** Host kernel flags that HM might need to know (SUPKERNELFEATURES_XXX). */
497 uint32_t fHostKernelFeatures;
498
499 /** Size of the guest patch memory block. */
500 uint32_t cbGuestPatchMem;
501 /** Guest allocated memory for patching purposes. */
502 RTGCPTR pGuestPatchMem;
503 /** Current free pointer inside the patch block. */
504 RTGCPTR pFreeGuestPatchMem;
505
506 struct
507 {
508 /** Set by the ring-0 side of HM to indicate VMX is supported by the
509 * CPU. */
510 bool fSupported;
511 /** Set when we've enabled VMX. */
512 bool fEnabled;
513 /** Set if VPID is supported. */
514 bool fVpid;
515 /** Set if VT-x VPID is allowed. */
516 bool fAllowVpid;
517 /** Set if unrestricted guest execution is in use (real and protected mode
518 * without paging). */
519 bool fUnrestrictedGuest;
520 /** Set if unrestricted guest execution is allowed to be used. */
521 bool fAllowUnrestricted;
522 /** Set if the preemption timer is in use or not. */
523 bool fUsePreemptTimer;
524 /** The shift mask employed by the VMX-Preemption timer. */
525 uint8_t cPreemptTimerShift;
526
527 /** Virtual address of the APIC-access page. */
528 R0PTRTYPE(uint8_t *) pbApicAccess;
529 /** Pointer to the VMREAD bitmap. */
530 R0PTRTYPE(void *) pvVmreadBitmap;
531 /** Pointer to the VMWRITE bitmap. */
532 R0PTRTYPE(void *) pvVmwriteBitmap;
533
534 /** Pointer to the shadow VMCS read-only fields array. */
535 R0PTRTYPE(uint32_t *) paShadowVmcsRoFields;
536 /** Pointer to the shadow VMCS read/write fields array. */
537 R0PTRTYPE(uint32_t *) paShadowVmcsFields;
538 /** Number of elements in the shadow VMCS read-only fields array. */
539 uint32_t cShadowVmcsRoFields;
540 /** Number of elements in the shadow VMCS read-write fields array. */
541 uint32_t cShadowVmcsFields;
542
543 /** Tagged-TLB flush type. */
544 VMXTLBFLUSHTYPE enmTlbFlushType;
545 /** Flush type to use for INVEPT. */
546 VMXTLBFLUSHEPT enmTlbFlushEpt;
547 /** Flush type to use for INVVPID. */
548 VMXTLBFLUSHVPID enmTlbFlushVpid;
549
550 /** Pause-loop exiting (PLE) gap in ticks. */
551 uint32_t cPleGapTicks;
552 /** Pause-loop exiting (PLE) window in ticks. */
553 uint32_t cPleWindowTicks;
554 uint32_t u32Alignment0;
555
556 /** Host CR4 value (set by ring-0 VMX init) */
557 uint64_t u64HostCr4;
558 /** Host SMM monitor control (set by ring-0 VMX init) */
559 uint64_t u64HostSmmMonitorCtl;
560 /** Host EFER value (set by ring-0 VMX init) */
561 uint64_t u64HostMsrEfer;
562 /** Whether the CPU supports VMCS fields for swapping EFER. */
563 bool fSupportsVmcsEfer;
564 /** Whether to use VMCS shadowing. */
565 bool fUseVmcsShadowing;
566 uint8_t u8Alignment2[6];
567
568 /** VMX MSR values. */
569 VMXMSRS Msrs;
570
571 /** Host-physical address for a failing VMXON instruction. */
572 RTHCPHYS HCPhysVmxEnableError;
573 /** Host-physical address of the APIC-access page. */
574 RTHCPHYS HCPhysApicAccess;
575 /** Host-physical address of the VMREAD bitmap. */
576 RTHCPHYS HCPhysVmreadBitmap;
577 /** Host-physical address of the VMWRITE bitmap. */
578 RTHCPHYS HCPhysVmwriteBitmap;
579#ifdef VBOX_WITH_CRASHDUMP_MAGIC
580 /** Host-physical address of the crash-dump scratch area. */
581 RTHCPHYS HCPhysScratch;
582#endif
583
584#ifdef VBOX_WITH_CRASHDUMP_MAGIC
585 /** Pointer to the crash-dump scratch bitmap. */
586 R0PTRTYPE(uint8_t *) pbScratch;
587#endif
588 /** Virtual address of the TSS page used for real mode emulation. */
589 R3PTRTYPE(PVBOXTSS) pRealModeTSS;
590 /** Virtual address of the identity page table used for real mode and protected
591 * mode without paging emulation in EPT mode. */
592 R3PTRTYPE(PX86PD) pNonPagingModeEPTPageTable;
593
594 /** Ring-0 memory object for per-VM VMX structures. */
595 RTR0MEMOBJ hMemObj;
596 } vmx;
597
598 struct
599 {
600 /** Set by the ring-0 side of HM to indicate SVM is supported by the
601 * CPU. */
602 bool fSupported;
603 /** Set when we've enabled SVM. */
604 bool fEnabled;
605 /** Set if erratum 170 affects the AMD cpu. */
606 bool fAlwaysFlushTLB;
607 /** Set when the hack to ignore VERR_SVM_IN_USE is active. */
608 bool fIgnoreInUseError;
609 /** Whether to use virtualized VMSAVE/VMLOAD feature. */
610 bool fVirtVmsaveVmload;
611 /** Whether to use virtual GIF feature. */
612 bool fVGif;
613 uint8_t u8Alignment0[2];
614
615 /** Physical address of the IO bitmap (12kb). */
616 RTHCPHYS HCPhysIOBitmap;
617 /** R0 memory object for the IO bitmap (12kb). */
618 RTR0MEMOBJ hMemObjIOBitmap;
619 /** Virtual address of the IO bitmap. */
620 R0PTRTYPE(void *) pvIOBitmap;
621
622 /* HWCR MSR (for diagnostics) */
623 uint64_t u64MsrHwcr;
624
625 /** SVM revision. */
626 uint32_t u32Rev;
627 /** SVM feature bits from cpuid 0x8000000a */
628 uint32_t u32Features;
629
630 /** Pause filter counter. */
631 uint16_t cPauseFilter;
632 /** Pause filter treshold in ticks. */
633 uint16_t cPauseFilterThresholdTicks;
634 uint32_t u32Alignment0;
635 } svm;
636
637 /**
638 * AVL tree with all patches (active or disabled) sorted by guest instruction
639 * address.
640 */
641 AVLOU32TREE PatchTree;
642 uint32_t cPatches;
643 HMTPRPATCH aPatches[64];
644
645 /** Last recorded error code during HM ring-0 init. */
646 int32_t rcInit;
647
648 /** HMR0Init was run */
649 bool fHMR0Init;
650 bool u8Alignment1[3];
651
652 STAMCOUNTER StatTprPatchSuccess;
653 STAMCOUNTER StatTprPatchFailure;
654 STAMCOUNTER StatTprReplaceSuccessCr8;
655 STAMCOUNTER StatTprReplaceSuccessVmc;
656 STAMCOUNTER StatTprReplaceFailure;
657} HM;
658/** Pointer to HM VM instance data. */
659typedef HM *PHM;
660AssertCompileMemberAlignment(HM, StatTprPatchSuccess, 8);
661AssertCompileMemberAlignment(HM, vmx, 8);
662AssertCompileMemberAlignment(HM, svm, 8);
663
664
665/**
666 * VMX StartVM function.
667 *
668 * @returns VBox status code (no informational stuff).
669 * @param fResume Whether to use VMRESUME (true) or VMLAUNCH (false).
670 * @param pCtx The CPU register context.
671 * @param pvUnused Unused argument.
672 * @param pVM Pointer to the cross context VM structure.
673 * @param pVCpu Pointer to the cross context per-CPU structure.
674 */
675typedef DECLCALLBACK(int) FNHMVMXSTARTVM(RTHCUINT fResume, PCPUMCTX pCtx, void *pvUnused, PVMCC pVM, PVMCPUCC pVCpu);
676/** Pointer to a VMX StartVM function. */
677typedef R0PTRTYPE(FNHMVMXSTARTVM *) PFNHMVMXSTARTVM;
678
679/** SVM VMRun function. */
680typedef DECLCALLBACK(int) FNHMSVMVMRUN(RTHCPHYS pVmcbHostPhys, RTHCPHYS pVmcbPhys, PCPUMCTX pCtx, PVMCC pVM, PVMCPUCC pVCpu);
681/** Pointer to a SVM VMRun function. */
682typedef R0PTRTYPE(FNHMSVMVMRUN *) PFNHMSVMVMRUN;
683
684/**
685 * VMX VMCS information.
686 *
687 * This structure provides information maintained for and during the executing of a
688 * guest (or nested-guest) VMCS (VM control structure) using hardware-assisted VMX.
689 *
690 * Note! The members here are ordered and aligned based on estimated frequency of
691 * usage and grouped to fit within a cache line in hot code paths. Even subtle
692 * changes here have a noticeable effect in the bootsector benchmarks. Modify with
693 * care.
694 */
695typedef struct VMXVMCSINFO
696{
697 /** @name Auxiliary information.
698 * @{ */
699 /** Ring-0 pointer to the hardware-assisted VMX execution function. */
700 PFNHMVMXSTARTVM pfnStartVM;
701 /** Host-physical address of the EPTP. */
702 RTHCPHYS HCPhysEPTP;
703 /** The VMCS launch state, see VMX_V_VMCS_LAUNCH_STATE_XXX. */
704 uint32_t fVmcsState;
705 /** The VMCS launch state of the shadow VMCS, see VMX_V_VMCS_LAUNCH_STATE_XXX. */
706 uint32_t fShadowVmcsState;
707 /** The host CPU for which its state has been exported to this VMCS. */
708 RTCPUID idHostCpuState;
709 /** The host CPU on which we last executed this VMCS. */
710 RTCPUID idHostCpuExec;
711 /** Number of guest MSRs in the VM-entry MSR-load area. */
712 uint32_t cEntryMsrLoad;
713 /** Number of guest MSRs in the VM-exit MSR-store area. */
714 uint32_t cExitMsrStore;
715 /** Number of host MSRs in the VM-exit MSR-load area. */
716 uint32_t cExitMsrLoad;
717 /** @} */
718
719 /** @name Cache of execution related VMCS fields.
720 * @{ */
721 /** Pin-based VM-execution controls. */
722 uint32_t u32PinCtls;
723 /** Processor-based VM-execution controls. */
724 uint32_t u32ProcCtls;
725 /** Secondary processor-based VM-execution controls. */
726 uint32_t u32ProcCtls2;
727 /** VM-entry controls. */
728 uint32_t u32EntryCtls;
729 /** VM-exit controls. */
730 uint32_t u32ExitCtls;
731 /** Exception bitmap. */
732 uint32_t u32XcptBitmap;
733 /** Page-fault exception error-code mask. */
734 uint32_t u32XcptPFMask;
735 /** Page-fault exception error-code match. */
736 uint32_t u32XcptPFMatch;
737 /** Padding. */
738 uint32_t u32Alignment0;
739 /** TSC offset. */
740 uint64_t u64TscOffset;
741 /** VMCS link pointer. */
742 uint64_t u64VmcsLinkPtr;
743 /** CR0 guest/host mask. */
744 uint64_t u64Cr0Mask;
745 /** CR4 guest/host mask. */
746 uint64_t u64Cr4Mask;
747 /** @} */
748
749 /** @name Host-virtual address of VMCS and related data structures.
750 * @{ */
751 /** The VMCS. */
752 R0PTRTYPE(void *) pvVmcs;
753 /** The shadow VMCS. */
754 R0PTRTYPE(void *) pvShadowVmcs;
755 /** The virtual-APIC page. */
756 R0PTRTYPE(uint8_t *) pbVirtApic;
757 /** The MSR bitmap. */
758 R0PTRTYPE(void *) pvMsrBitmap;
759 /** The VM-entry MSR-load area. */
760 R0PTRTYPE(void *) pvGuestMsrLoad;
761 /** The VM-exit MSR-store area. */
762 R0PTRTYPE(void *) pvGuestMsrStore;
763 /** The VM-exit MSR-load area. */
764 R0PTRTYPE(void *) pvHostMsrLoad;
765 /** @} */
766
767 /** @name Real-mode emulation state.
768 * @{ */
769 /** Set if guest was executing in real mode (extra checks). */
770 bool fWasInRealMode;
771 /** Set if the guest switched to 64-bit mode on a 32-bit host. */
772 bool fSwitchedTo64on32Obsolete;
773 /** Padding. */
774 bool afPadding0[6];
775 struct
776 {
777 X86DESCATTR AttrCS;
778 X86DESCATTR AttrDS;
779 X86DESCATTR AttrES;
780 X86DESCATTR AttrFS;
781 X86DESCATTR AttrGS;
782 X86DESCATTR AttrSS;
783 X86EFLAGS Eflags;
784 bool fRealOnV86Active;
785 bool afPadding1[3];
786 } RealMode;
787 /** @} */
788
789 /** @name Host-physical address of VMCS and related data structures.
790 * @{ */
791 /** The VMCS. */
792 RTHCPHYS HCPhysVmcs;
793 /** The shadow VMCS. */
794 RTHCPHYS HCPhysShadowVmcs;
795 /** The virtual APIC page. */
796 RTHCPHYS HCPhysVirtApic;
797 /** The MSR bitmap. */
798 RTHCPHYS HCPhysMsrBitmap;
799 /** The VM-entry MSR-load area. */
800 RTHCPHYS HCPhysGuestMsrLoad;
801 /** The VM-exit MSR-store area. */
802 RTHCPHYS HCPhysGuestMsrStore;
803 /** The VM-exit MSR-load area. */
804 RTHCPHYS HCPhysHostMsrLoad;
805 /** @} */
806
807 /** @name R0-memory objects address for VMCS and related data structures.
808 * @{ */
809 /** R0-memory object for VMCS and related data structures. */
810 RTR0MEMOBJ hMemObj;
811 /** @} */
812
813 /** Padding. */
814 uint64_t au64Padding[2];
815} VMXVMCSINFO;
816/** Pointer to a VMXVMCSINFO struct. */
817typedef VMXVMCSINFO *PVMXVMCSINFO;
818/** Pointer to a const VMXVMCSINFO struct. */
819typedef const VMXVMCSINFO *PCVMXVMCSINFO;
820AssertCompileSizeAlignment(VMXVMCSINFO, 8);
821AssertCompileMemberAlignment(VMXVMCSINFO, pfnStartVM, 8);
822AssertCompileMemberAlignment(VMXVMCSINFO, u32PinCtls, 4);
823AssertCompileMemberAlignment(VMXVMCSINFO, u64VmcsLinkPtr, 8);
824AssertCompileMemberAlignment(VMXVMCSINFO, pvVmcs, 8);
825AssertCompileMemberAlignment(VMXVMCSINFO, pvShadowVmcs, 8);
826AssertCompileMemberAlignment(VMXVMCSINFO, pbVirtApic, 8);
827AssertCompileMemberAlignment(VMXVMCSINFO, pvMsrBitmap, 8);
828AssertCompileMemberAlignment(VMXVMCSINFO, pvGuestMsrLoad, 8);
829AssertCompileMemberAlignment(VMXVMCSINFO, pvGuestMsrStore, 8);
830AssertCompileMemberAlignment(VMXVMCSINFO, pvHostMsrLoad, 8);
831AssertCompileMemberAlignment(VMXVMCSINFO, HCPhysVmcs, 8);
832AssertCompileMemberAlignment(VMXVMCSINFO, hMemObj, 8);
833
834/**
835 * HM VMCPU Instance data.
836 *
837 * Note! If you change members of this struct, make sure to check if the
838 * assembly counterpart in HMInternal.mac needs to be updated as well.
839 *
840 * Note! The members here are ordered and aligned based on estimated frequency of
841 * usage and grouped to fit within a cache line in hot code paths. Even subtle
842 * changes here have a noticeable effect in the bootsector benchmarks. Modify with
843 * care.
844 */
845typedef struct HMCPU
846{
847 /** Set when the TLB has been checked until we return from the world switch. */
848 bool volatile fCheckedTLBFlush;
849 /** Set when we're using VT-x or AMD-V at that moment. */
850 bool fActive;
851 /** Whether we've completed the inner HM leave function. */
852 bool fLeaveDone;
853 /** Whether we're using the hyper DR7 or guest DR7. */
854 bool fUsingHyperDR7;
855
856 /** Set if we need to flush the TLB during the world switch. */
857 bool fForceTLBFlush;
858 /** Whether we should use the debug loop because of single stepping or special
859 * debug breakpoints / events are armed. */
860 bool fUseDebugLoop;
861 /** Whether we are currently executing in the debug loop.
862 * Mainly for assertions. */
863 bool fUsingDebugLoop;
864 /** Set if we using the debug loop and wish to intercept RDTSC. */
865 bool fDebugWantRdTscExit;
866
867 /** Set if XCR0 needs to be saved/restored when entering/exiting guest code
868 * execution. */
869 bool fLoadSaveGuestXcr0;
870 /** Whether \#UD needs to be intercepted (required by certain GIM providers). */
871 bool fGIMTrapXcptUD;
872 /** Whether \#GP needs to be intercept for mesa driver workaround. */
873 bool fTrapXcptGpForLovelyMesaDrv;
874 /** Whether we're executing a single instruction. */
875 bool fSingleInstruction;
876
877 /** Set if we need to clear the trap flag because of single stepping. */
878 bool fClearTrapFlag;
879 bool afAlignment0[3];
880
881 /** World switch exit counter. */
882 uint32_t volatile cWorldSwitchExits;
883 /** The last CPU we were executing code on (NIL_RTCPUID for the first time). */
884 RTCPUID idLastCpu;
885 /** TLB flush count. */
886 uint32_t cTlbFlushes;
887 /** Current ASID in use by the VM. */
888 uint32_t uCurrentAsid;
889 /** An additional error code used for some gurus. */
890 uint32_t u32HMError;
891 /** The last exit-to-ring-3 reason. */
892 int32_t rcLastExitToR3;
893 /** CPU-context changed flags (see HM_CHANGED_xxx). */
894 uint64_t fCtxChanged;
895
896 union /* no tag! */
897 {
898 /** VT-x data. */
899 struct
900 {
901 /** @name Guest information.
902 * @{ */
903 /** Guest VMCS information. */
904 VMXVMCSINFO VmcsInfo;
905 /** Nested-guest VMCS information. */
906 VMXVMCSINFO VmcsInfoNstGst;
907 /** Whether the nested-guest VMCS was the last current VMCS. */
908 bool fSwitchedToNstGstVmcs;
909 /** Whether the static guest VMCS controls has been merged with the
910 * nested-guest VMCS controls. */
911 bool fMergedNstGstCtls;
912 /** Whether the nested-guest VMCS has been copied to the shadow VMCS. */
913 bool fCopiedNstGstToShadowVmcs;
914 /** Whether flushing the TLB is required due to switching to/from the
915 * nested-guest. */
916 bool fSwitchedNstGstFlushTlb;
917 /** Alignment. */
918 bool afAlignment0[4];
919 /** Cached guest APIC-base MSR for identifying when to map the APIC-access page. */
920 uint64_t u64GstMsrApicBase;
921 /** @} */
922
923 /** @name Host information.
924 * @{ */
925 /** Host LSTAR MSR to restore lazily while leaving VT-x. */
926 uint64_t u64HostMsrLStar;
927 /** Host STAR MSR to restore lazily while leaving VT-x. */
928 uint64_t u64HostMsrStar;
929 /** Host SF_MASK MSR to restore lazily while leaving VT-x. */
930 uint64_t u64HostMsrSfMask;
931 /** Host KernelGS-Base MSR to restore lazily while leaving VT-x. */
932 uint64_t u64HostMsrKernelGsBase;
933 /** The mask of lazy MSRs swap/restore state, see VMX_LAZY_MSRS_XXX. */
934 uint32_t fLazyMsrs;
935 /** Whether the host MSR values are up-to-date in the auto-load/store MSR area. */
936 bool fUpdatedHostAutoMsrs;
937 /** Alignment. */
938 uint8_t au8Alignment0[3];
939 /** Which host-state bits to restore before being preempted. */
940 uint32_t fRestoreHostFlags;
941 /** Alignment. */
942 uint32_t u32Alignment0;
943 /** The host-state restoration structure. */
944 VMXRESTOREHOST RestoreHost;
945 /** @} */
946
947 /** @name Error reporting and diagnostics.
948 * @{ */
949 /** VT-x error-reporting (mainly for ring-3 propagation). */
950 struct
951 {
952 RTCPUID idCurrentCpu;
953 RTCPUID idEnteredCpu;
954 RTHCPHYS HCPhysCurrentVmcs;
955 uint32_t u32VmcsRev;
956 uint32_t u32InstrError;
957 uint32_t u32ExitReason;
958 uint32_t u32GuestIntrState;
959 } LastError;
960 /** @} */
961 } vmx;
962
963 /** SVM data. */
964 struct
965 {
966 /** Ring 0 handlers for VT-x. */
967 PFNHMSVMVMRUN pfnVMRun;
968
969 /** Physical address of the host VMCB which holds additional host-state. */
970 RTHCPHYS HCPhysVmcbHost;
971 /** R0 memory object for the host VMCB which holds additional host-state. */
972 RTR0MEMOBJ hMemObjVmcbHost;
973 /** Padding. */
974 R0PTRTYPE(void *) pvPadding;
975
976 /** Physical address of the guest VMCB. */
977 RTHCPHYS HCPhysVmcb;
978 /** R0 memory object for the guest VMCB. */
979 RTR0MEMOBJ hMemObjVmcb;
980 /** Pointer to the guest VMCB. */
981 R0PTRTYPE(PSVMVMCB) pVmcb;
982
983 /** Physical address of the MSR bitmap (8 KB). */
984 RTHCPHYS HCPhysMsrBitmap;
985 /** R0 memory object for the MSR bitmap (8 KB). */
986 RTR0MEMOBJ hMemObjMsrBitmap;
987 /** Pointer to the MSR bitmap. */
988 R0PTRTYPE(void *) pvMsrBitmap;
989
990 /** Whether VTPR with V_INTR_MASKING set is in effect, indicating
991 * we should check if the VTPR changed on every VM-exit. */
992 bool fSyncVTpr;
993 uint8_t au8Alignment0[7];
994
995 /** Host's TSC_AUX MSR (used when RDTSCP doesn't cause VM-exits). */
996 uint64_t u64HostTscAux;
997
998 /** Cache of the nested-guest's VMCB fields that we modify in order to run the
999 * nested-guest using AMD-V. This will be restored on \#VMEXIT. */
1000 SVMNESTEDVMCBCACHE NstGstVmcbCache;
1001 } svm;
1002 } HM_UNION_NM(u);
1003
1004 /** Event injection state. */
1005 HMEVENT Event;
1006
1007 /** The CPU ID of the CPU currently owning the VMCS. Set in
1008 * HMR0Enter and cleared in HMR0Leave. */
1009 RTCPUID idEnteredCpu;
1010
1011 /** Current shadow paging mode for updating CR4. */
1012 PGMMODE enmShadowMode;
1013
1014 /** The PAE PDPEs used with Nested Paging (only valid when
1015 * VMCPU_FF_HM_UPDATE_PAE_PDPES is set). */
1016 X86PDPE aPdpes[4];
1017
1018 /** For saving stack space, the disassembler state is allocated here instead of
1019 * on the stack. */
1020 DISCPUSTATE DisState;
1021
1022 STAMPROFILEADV StatEntry;
1023 STAMPROFILEADV StatPreExit;
1024 STAMPROFILEADV StatExitHandling;
1025 STAMPROFILEADV StatExitIO;
1026 STAMPROFILEADV StatExitMovCRx;
1027 STAMPROFILEADV StatExitXcptNmi;
1028 STAMPROFILEADV StatExitVmentry;
1029 STAMPROFILEADV StatImportGuestState;
1030 STAMPROFILEADV StatExportGuestState;
1031 STAMPROFILEADV StatLoadGuestFpuState;
1032 STAMPROFILEADV StatInGC;
1033 STAMPROFILEADV StatPoke;
1034 STAMPROFILEADV StatSpinPoke;
1035 STAMPROFILEADV StatSpinPokeFailed;
1036
1037 STAMCOUNTER StatInjectInterrupt;
1038 STAMCOUNTER StatInjectXcpt;
1039 STAMCOUNTER StatInjectReflect;
1040 STAMCOUNTER StatInjectConvertDF;
1041 STAMCOUNTER StatInjectInterpret;
1042 STAMCOUNTER StatInjectReflectNPF;
1043
1044 STAMCOUNTER StatExitAll;
1045 STAMCOUNTER StatNestedExitAll;
1046 STAMCOUNTER StatExitShadowNM;
1047 STAMCOUNTER StatExitGuestNM;
1048 STAMCOUNTER StatExitShadowPF; /**< Misleading, currently used for MMIO \#PFs as well. */
1049 STAMCOUNTER StatExitShadowPFEM;
1050 STAMCOUNTER StatExitGuestPF;
1051 STAMCOUNTER StatExitGuestUD;
1052 STAMCOUNTER StatExitGuestSS;
1053 STAMCOUNTER StatExitGuestNP;
1054 STAMCOUNTER StatExitGuestTS;
1055 STAMCOUNTER StatExitGuestOF;
1056 STAMCOUNTER StatExitGuestGP;
1057 STAMCOUNTER StatExitGuestDE;
1058 STAMCOUNTER StatExitGuestDF;
1059 STAMCOUNTER StatExitGuestBR;
1060 STAMCOUNTER StatExitGuestAC;
1061 STAMCOUNTER StatExitGuestDB;
1062 STAMCOUNTER StatExitGuestMF;
1063 STAMCOUNTER StatExitGuestBP;
1064 STAMCOUNTER StatExitGuestXF;
1065 STAMCOUNTER StatExitGuestXcpUnk;
1066 STAMCOUNTER StatExitDRxWrite;
1067 STAMCOUNTER StatExitDRxRead;
1068 STAMCOUNTER StatExitCR0Read;
1069 STAMCOUNTER StatExitCR2Read;
1070 STAMCOUNTER StatExitCR3Read;
1071 STAMCOUNTER StatExitCR4Read;
1072 STAMCOUNTER StatExitCR8Read;
1073 STAMCOUNTER StatExitCR0Write;
1074 STAMCOUNTER StatExitCR2Write;
1075 STAMCOUNTER StatExitCR3Write;
1076 STAMCOUNTER StatExitCR4Write;
1077 STAMCOUNTER StatExitCR8Write;
1078 STAMCOUNTER StatExitRdmsr;
1079 STAMCOUNTER StatExitWrmsr;
1080 STAMCOUNTER StatExitClts;
1081 STAMCOUNTER StatExitXdtrAccess;
1082 STAMCOUNTER StatExitLmsw;
1083 STAMCOUNTER StatExitIOWrite;
1084 STAMCOUNTER StatExitIORead;
1085 STAMCOUNTER StatExitIOStringWrite;
1086 STAMCOUNTER StatExitIOStringRead;
1087 STAMCOUNTER StatExitIntWindow;
1088 STAMCOUNTER StatExitExtInt;
1089 STAMCOUNTER StatExitHostNmiInGC;
1090 STAMCOUNTER StatExitHostNmiInGCIpi;
1091 STAMCOUNTER StatExitPreemptTimer;
1092 STAMCOUNTER StatExitTprBelowThreshold;
1093 STAMCOUNTER StatExitTaskSwitch;
1094 STAMCOUNTER StatExitApicAccess;
1095 STAMCOUNTER StatExitReasonNpf;
1096
1097 STAMCOUNTER StatNestedExitReasonNpf;
1098
1099 STAMCOUNTER StatFlushPage;
1100 STAMCOUNTER StatFlushPageManual;
1101 STAMCOUNTER StatFlushPhysPageManual;
1102 STAMCOUNTER StatFlushTlb;
1103 STAMCOUNTER StatFlushTlbNstGst;
1104 STAMCOUNTER StatFlushTlbManual;
1105 STAMCOUNTER StatFlushTlbWorldSwitch;
1106 STAMCOUNTER StatNoFlushTlbWorldSwitch;
1107 STAMCOUNTER StatFlushEntire;
1108 STAMCOUNTER StatFlushAsid;
1109 STAMCOUNTER StatFlushNestedPaging;
1110 STAMCOUNTER StatFlushTlbInvlpgVirt;
1111 STAMCOUNTER StatFlushTlbInvlpgPhys;
1112 STAMCOUNTER StatTlbShootdown;
1113 STAMCOUNTER StatTlbShootdownFlush;
1114
1115 STAMCOUNTER StatSwitchPendingHostIrq;
1116 STAMCOUNTER StatSwitchTprMaskedIrq;
1117 STAMCOUNTER StatSwitchGuestIrq;
1118 STAMCOUNTER StatSwitchHmToR3FF;
1119 STAMCOUNTER StatSwitchVmReq;
1120 STAMCOUNTER StatSwitchPgmPoolFlush;
1121 STAMCOUNTER StatSwitchDma;
1122 STAMCOUNTER StatSwitchExitToR3;
1123 STAMCOUNTER StatSwitchLongJmpToR3;
1124 STAMCOUNTER StatSwitchMaxResumeLoops;
1125 STAMCOUNTER StatSwitchHltToR3;
1126 STAMCOUNTER StatSwitchApicAccessToR3;
1127 STAMCOUNTER StatSwitchPreempt;
1128 STAMCOUNTER StatSwitchNstGstVmexit;
1129
1130 STAMCOUNTER StatTscParavirt;
1131 STAMCOUNTER StatTscOffset;
1132 STAMCOUNTER StatTscIntercept;
1133
1134 STAMCOUNTER StatDRxArmed;
1135 STAMCOUNTER StatDRxContextSwitch;
1136 STAMCOUNTER StatDRxIoCheck;
1137
1138 STAMCOUNTER StatExportMinimal;
1139 STAMCOUNTER StatExportFull;
1140 STAMCOUNTER StatLoadGuestFpu;
1141 STAMCOUNTER StatExportHostState;
1142
1143 STAMCOUNTER StatVmxCheckBadRmSelBase;
1144 STAMCOUNTER StatVmxCheckBadRmSelLimit;
1145 STAMCOUNTER StatVmxCheckBadRmSelAttr;
1146 STAMCOUNTER StatVmxCheckBadV86SelBase;
1147 STAMCOUNTER StatVmxCheckBadV86SelLimit;
1148 STAMCOUNTER StatVmxCheckBadV86SelAttr;
1149 STAMCOUNTER StatVmxCheckRmOk;
1150 STAMCOUNTER StatVmxCheckBadSel;
1151 STAMCOUNTER StatVmxCheckBadRpl;
1152 STAMCOUNTER StatVmxCheckPmOk;
1153
1154#ifdef VBOX_WITH_STATISTICS
1155 R3PTRTYPE(PSTAMCOUNTER) paStatExitReason;
1156 R0PTRTYPE(PSTAMCOUNTER) paStatExitReasonR0;
1157 R3PTRTYPE(PSTAMCOUNTER) paStatInjectedIrqs;
1158 R0PTRTYPE(PSTAMCOUNTER) paStatInjectedIrqsR0;
1159 R3PTRTYPE(PSTAMCOUNTER) paStatNestedExitReason;
1160 R0PTRTYPE(PSTAMCOUNTER) paStatNestedExitReasonR0;
1161#endif
1162#ifdef HM_PROFILE_EXIT_DISPATCH
1163 STAMPROFILEADV StatExitDispatch;
1164#endif
1165} HMCPU;
1166/** Pointer to HM VMCPU instance data. */
1167typedef HMCPU *PHMCPU;
1168AssertCompileMemberAlignment(HMCPU, fCheckedTLBFlush, 4);
1169AssertCompileMemberAlignment(HMCPU, fForceTLBFlush, 4);
1170AssertCompileMemberAlignment(HMCPU, cWorldSwitchExits, 4);
1171AssertCompileMemberAlignment(HMCPU, fCtxChanged, 8);
1172AssertCompileMemberAlignment(HMCPU, HM_UNION_NM(u.) vmx, 8);
1173AssertCompileMemberAlignment(HMCPU, HM_UNION_NM(u.) vmx.VmcsInfo, 8);
1174AssertCompileMemberAlignment(HMCPU, HM_UNION_NM(u.) vmx.VmcsInfoNstGst, 8);
1175AssertCompileMemberAlignment(HMCPU, HM_UNION_NM(u.) vmx.RestoreHost, 8);
1176AssertCompileMemberAlignment(HMCPU, HM_UNION_NM(u.) svm, 8);
1177AssertCompileMemberAlignment(HMCPU, Event, 8);
1178
1179#ifdef IN_RING0
1180VMMR0_INT_DECL(PHMPHYSCPU) hmR0GetCurrentCpu(void);
1181VMMR0_INT_DECL(int) hmR0EnterCpu(PVMCPUCC pVCpu);
1182
1183# ifdef VBOX_STRICT
1184# define HM_DUMP_REG_FLAGS_GPRS RT_BIT(0)
1185# define HM_DUMP_REG_FLAGS_FPU RT_BIT(1)
1186# define HM_DUMP_REG_FLAGS_MSRS RT_BIT(2)
1187# define HM_DUMP_REG_FLAGS_ALL (HM_DUMP_REG_FLAGS_GPRS | HM_DUMP_REG_FLAGS_FPU | HM_DUMP_REG_FLAGS_MSRS)
1188
1189VMMR0_INT_DECL(void) hmR0DumpRegs(PVMCPUCC pVCpu, uint32_t fFlags);
1190VMMR0_INT_DECL(void) hmR0DumpDescriptor(PCX86DESCHC pDesc, RTSEL Sel, const char *pszMsg);
1191# endif
1192
1193# ifdef VBOX_WITH_KERNEL_USING_XMM
1194DECLASM(int) hmR0VMXStartVMWrapXMM(RTHCUINT fResume, PCPUMCTX pCtx, void *pvUnused, PVMCC pVM, PVMCPUCC pVCpu,
1195 PFNHMVMXSTARTVM pfnStartVM);
1196DECLASM(int) hmR0SVMRunWrapXMM(RTHCPHYS pVmcbHostPhys, RTHCPHYS pVmcbPhys, PCPUMCTX pCtx, PVMCC pVM, PVMCPUCC pVCpu,
1197 PFNHMSVMVMRUN pfnVMRun);
1198# endif
1199DECLASM(void) hmR0MdsClear(void);
1200#endif /* IN_RING0 */
1201
1202VMM_INT_DECL(int) hmEmulateSvmMovTpr(PVMCC pVM, PVMCPUCC pVCpu);
1203
1204VMM_INT_DECL(PVMXVMCSINFO) hmGetVmxActiveVmcsInfo(PVMCPU pVCpu);
1205
1206/** @} */
1207
1208RT_C_DECLS_END
1209
1210#endif /* !VMM_INCLUDED_SRC_include_HMInternal_h */
1211
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette