IEMInternal.h@ 65764

Last change on this file since 65764 was 65764, checked in by vboxsync, 8 years ago
IEM: XOP updates.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 80.2 KB

Line
1	/* $Id: IEMInternal.h 65764 2017-02-13 12:51:38Z vboxsync $ */
2	/** @file
3	* IEM - Internal header file.
4	*/
5
6	/*
7	* Copyright (C) 2011-2016 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	#ifndef ___IEMInternal_h
19	#define ___IEMInternal_h
20
21	#include <VBox/vmm/cpum.h>
22	#include <VBox/vmm/iem.h>
23	#include <VBox/vmm/stam.h>
24	#include <VBox/param.h>
25
26	#include <setjmp.h>
27
28
29	RT_C_DECLS_BEGIN
30
31
32	/** @defgroup grp_iem_int Internals
33	* @ingroup grp_iem
34	* @internal
35	* @{
36	*/
37
38	/** For expanding symbol in slickedit and other products tagging and
39	* crossreferencing IEM symbols. */
40	#ifndef IEM_STATIC
41	# define IEM_STATIC static
42	#endif
43
44	/** @def IEM_VERIFICATION_MODE_FULL
45	* Shorthand for:
46	* defined(IEM_VERIFICATION_MODE) && !defined(IEM_VERIFICATION_MODE_MINIMAL)
47	*/
48	#if (defined(IEM_VERIFICATION_MODE) && !defined(IEM_VERIFICATION_MODE_MINIMAL) && !defined(IEM_VERIFICATION_MODE_FULL)) \
49	\|\| defined(DOXYGEN_RUNNING)
50	# define IEM_VERIFICATION_MODE_FULL
51	#endif
52
53
54	/** @def IEM_CFG_TARGET_CPU
55	* The minimum target CPU for the IEM emulation (IEMTARGETCPU_XXX value).
56	*
57	* By default we allow this to be configured by the user via the
58	* CPUM/GuestCpuName config string, but this comes at a slight cost during
59	* decoding. So, for applications of this code where there is no need to
60	* be dynamic wrt target CPU, just modify this define.
61	*/
62	#if !defined(IEM_CFG_TARGET_CPU) \|\| defined(DOXYGEN_RUNNING)
63	# define IEM_CFG_TARGET_CPU IEMTARGETCPU_DYNAMIC
64	#endif
65
66
67	//#define IEM_WITH_CODE_TLB// - work in progress
68
69
70	#if !defined(IN_TSTVMSTRUCT) && !defined(DOXYGEN_RUNNING)
71	/** Instruction statistics. */
72	typedef struct IEMINSTRSTATS
73	{
74	# define IEM_DO_INSTR_STAT(a_Name, a_szDesc) uint32_t a_Name;
75	# include "IEMInstructionStatisticsTmpl.h"
76	# undef IEM_DO_INSTR_STAT
77	} IEMINSTRSTATS;
78	#else
79	struct IEMINSTRSTATS;
80	typedef struct IEMINSTRSTATS IEMINSTRSTATS;
81	#endif
82	/** Pointer to IEM instruction statistics. */
83	typedef IEMINSTRSTATS *PIEMINSTRSTATS;
84
85	/** Finish and move to types.h */
86	typedef union
87	{
88	uint32_t u32;
89	} RTFLOAT32U;
90	typedef RTFLOAT32U *PRTFLOAT32U;
91	typedef RTFLOAT32U const *PCRTFLOAT32U;
92
93
94	/**
95	* Extended operand mode that includes a representation of 8-bit.
96	*
97	* This is used for packing down modes when invoking some C instruction
98	* implementations.
99	*/
100	typedef enum IEMMODEX
101	{
102	IEMMODEX_16BIT = IEMMODE_16BIT,
103	IEMMODEX_32BIT = IEMMODE_32BIT,
104	IEMMODEX_64BIT = IEMMODE_64BIT,
105	IEMMODEX_8BIT
106	} IEMMODEX;
107	AssertCompileSize(IEMMODEX, 4);
108
109
110	/**
111	* Branch types.
112	*/
113	typedef enum IEMBRANCH
114	{
115	IEMBRANCH_JUMP = 1,
116	IEMBRANCH_CALL,
117	IEMBRANCH_TRAP,
118	IEMBRANCH_SOFTWARE_INT,
119	IEMBRANCH_HARDWARE_INT
120	} IEMBRANCH;
121	AssertCompileSize(IEMBRANCH, 4);
122
123
124	/**
125	* A FPU result.
126	*/
127	typedef struct IEMFPURESULT
128	{
129	/** The output value. */
130	RTFLOAT80U r80Result;
131	/** The output status. */
132	uint16_t FSW;
133	} IEMFPURESULT;
134	AssertCompileMemberOffset(IEMFPURESULT, FSW, 10);
135	/** Pointer to a FPU result. */
136	typedef IEMFPURESULT *PIEMFPURESULT;
137	/** Pointer to a const FPU result. */
138	typedef IEMFPURESULT const *PCIEMFPURESULT;
139
140
141	/**
142	* A FPU result consisting of two output values and FSW.
143	*/
144	typedef struct IEMFPURESULTTWO
145	{
146	/** The first output value. */
147	RTFLOAT80U r80Result1;
148	/** The output status. */
149	uint16_t FSW;
150	/** The second output value. */
151	RTFLOAT80U r80Result2;
152	} IEMFPURESULTTWO;
153	AssertCompileMemberOffset(IEMFPURESULTTWO, FSW, 10);
154	AssertCompileMemberOffset(IEMFPURESULTTWO, r80Result2, 12);
155	/** Pointer to a FPU result consisting of two output values and FSW. */
156	typedef IEMFPURESULTTWO *PIEMFPURESULTTWO;
157	/** Pointer to a const FPU result consisting of two output values and FSW. */
158	typedef IEMFPURESULTTWO const *PCIEMFPURESULTTWO;
159
160
161
162	#ifdef IEM_VERIFICATION_MODE_FULL
163
164	/**
165	* Verification event type.
166	*/
167	typedef enum IEMVERIFYEVENT
168	{
169	IEMVERIFYEVENT_INVALID = 0,
170	IEMVERIFYEVENT_IOPORT_READ,
171	IEMVERIFYEVENT_IOPORT_WRITE,
172	IEMVERIFYEVENT_IOPORT_STR_READ,
173	IEMVERIFYEVENT_IOPORT_STR_WRITE,
174	IEMVERIFYEVENT_RAM_WRITE,
175	IEMVERIFYEVENT_RAM_READ
176	} IEMVERIFYEVENT;
177
178	/** Checks if the event type is a RAM read or write. */
179	# define IEMVERIFYEVENT_IS_RAM(a_enmType) ((a_enmType) == IEMVERIFYEVENT_RAM_WRITE \|\| (a_enmType) == IEMVERIFYEVENT_RAM_READ)
180
181	/**
182	* Verification event record.
183	*/
184	typedef struct IEMVERIFYEVTREC
185	{
186	/** Pointer to the next record in the list. */
187	struct IEMVERIFYEVTREC *pNext;
188	/** The event type. */
189	IEMVERIFYEVENT enmEvent;
190	/** The event data. */
191	union
192	{
193	/** IEMVERIFYEVENT_IOPORT_READ */
194	struct
195	{
196	RTIOPORT Port;
197	uint8_t cbValue;
198	} IOPortRead;
199
200	/** IEMVERIFYEVENT_IOPORT_WRITE */
201	struct
202	{
203	RTIOPORT Port;
204	uint8_t cbValue;
205	uint32_t u32Value;
206	} IOPortWrite;
207
208	/** IEMVERIFYEVENT_IOPORT_STR_READ */
209	struct
210	{
211	RTIOPORT Port;
212	uint8_t cbValue;
213	RTGCUINTREG cTransfers;
214	} IOPortStrRead;
215
216	/** IEMVERIFYEVENT_IOPORT_STR_WRITE */
217	struct
218	{
219	RTIOPORT Port;
220	uint8_t cbValue;
221	RTGCUINTREG cTransfers;
222	} IOPortStrWrite;
223
224	/** IEMVERIFYEVENT_RAM_READ */
225	struct
226	{
227	RTGCPHYS GCPhys;
228	uint32_t cb;
229	} RamRead;
230
231	/** IEMVERIFYEVENT_RAM_WRITE */
232	struct
233	{
234	RTGCPHYS GCPhys;
235	uint32_t cb;
236	uint8_t ab[512];
237	} RamWrite;
238	} u;
239	} IEMVERIFYEVTREC;
240	/** Pointer to an IEM event verification records. */
241	typedef IEMVERIFYEVTREC *PIEMVERIFYEVTREC;
242
243	#endif /* IEM_VERIFICATION_MODE_FULL */
244
245
246	/**
247	* IEM TLB entry.
248	*
249	* Lookup assembly:
250	* @code{.asm}
251	; Calculate tag.
252	mov rax, [VA]
253	shl rax, 16
254	shr rax, 16 + X86_PAGE_SHIFT
255	or rax, [uTlbRevision]
256
257	; Do indexing.
258	movzx ecx, al
259	lea rcx, [pTlbEntries + rcx]
260
261	; Check tag.
262	cmp [rcx + IEMTLBENTRY.uTag], rax
263	jne .TlbMiss
264
265	; Check access.
266	movsx rax, ACCESS_FLAGS \| MAPPING_R3_NOT_VALID \| 0xffffff00
267	and rax, [rcx + IEMTLBENTRY.fFlagsAndPhysRev]
268	cmp rax, [uTlbPhysRev]
269	jne .TlbMiss
270
271	; Calc address and we're done.
272	mov eax, X86_PAGE_OFFSET_MASK
273	and eax, [VA]
274	or rax, [rcx + IEMTLBENTRY.pMappingR3]
275	%ifdef VBOX_WITH_STATISTICS
276	inc qword [cTlbHits]
277	%endif
278	jmp .Done
279
280	.TlbMiss:
281	mov r8d, ACCESS_FLAGS
282	mov rdx, [VA]
283	mov rcx, [pVCpu]
284	call iemTlbTypeMiss
285	.Done:
286
287	@endcode
288	*
289	*/
290	typedef struct IEMTLBENTRY
291	{
292	/** The TLB entry tag.
293	* Bits 35 thru 0 are made up of the virtual address shifted right 12 bits.
294	* Bits 63 thru 36 are made up of the TLB revision (zero means invalid).
295	*
296	* The TLB lookup code uses the current TLB revision, which won't ever be zero,
297	* enabling an extremely cheap TLB invalidation most of the time. When the TLB
298	* revision wraps around though, the tags needs to be zeroed.
299	*
300	* @note Try use SHRD instruction? After seeing
301	* https://gmplib.org/~tege/x86-timing.pdf, maybe not.
302	*/
303	uint64_t uTag;
304	/** Access flags and physical TLB revision.
305	*
306	* - Bit 0 - page tables - not executable (X86_PTE_PAE_NX).
307	* - Bit 1 - page tables - not writable (complemented X86_PTE_RW).
308	* - Bit 2 - page tables - not user (complemented X86_PTE_US).
309	* - Bit 3 - pgm phys/virt - not directly writable.
310	* - Bit 4 - pgm phys page - not directly readable.
311	* - Bit 5 - currently unused.
312	* - Bit 6 - page tables - not dirty (complemented X86_PTE_D).
313	* - Bit 7 - tlb entry - pMappingR3 member not valid.
314	* - Bits 63 thru 8 are used for the physical TLB revision number.
315	*
316	* We're using complemented bit meanings here because it makes it easy to check
317	* whether special action is required. For instance a user mode write access
318	* would do a "TEST fFlags, (X86_PTE_RW \| X86_PTE_US \| X86_PTE_D)" and a
319	* non-zero result would mean special handling needed because either it wasn't
320	* writable, or it wasn't user, or the page wasn't dirty. A user mode read
321	* access would do "TEST fFlags, X86_PTE_US"; and a kernel mode read wouldn't
322	* need to check any PTE flag.
323	*/
324	uint64_t fFlagsAndPhysRev;
325	/** The guest physical page address. */
326	uint64_t GCPhys;
327	/** Pointer to the ring-3 mapping (possibly also valid in ring-0). */
328	#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
329	R3PTRTYPE(uint8_t *) pbMappingR3;
330	#else
331	R3R0PTRTYPE(uint8_t *) pbMappingR3;
332	#endif
333	#if HC_ARCH_BITS == 32
334	uint32_t u32Padding1;
335	#endif
336	} IEMTLBENTRY;
337	AssertCompileSize(IEMTLBENTRY, 32);
338	/** Pointer to an IEM TLB entry. */
339	typedef IEMTLBENTRY *PIEMTLBENTRY;
340
341	/** @name IEMTLBE_F_XXX - TLB entry flags (IEMTLBENTRY::fFlagsAndPhysRev)
342	* @{ */
343	#define IEMTLBE_F_PT_NO_EXEC RT_BIT_64(0) /*< Page tables: Not executable. /
344	#define IEMTLBE_F_PT_NO_WRITE RT_BIT_64(1) /*< Page tables: Not writable. /
345	#define IEMTLBE_F_PT_NO_USER RT_BIT_64(2) /*< Page tables: Not user accessible (supervisor only). /
346	#define IEMTLBE_F_PG_NO_WRITE RT_BIT_64(3) /*< Phys page: Not writable (access handler, ROM, whatever). /
347	#define IEMTLBE_F_PG_NO_READ RT_BIT_64(4) /*< Phys page: Not readable (MMIO / access handler, ROM) /
348	#define IEMTLBE_F_PATCH_CODE RT_BIT_64(5) /*< Code TLB: Patch code (PATM). /
349	#define IEMTLBE_F_PT_NO_DIRTY RT_BIT_64(6) /*< Page tables: Not dirty (needs to be made dirty on write). /
350	#define IEMTLBE_F_NO_MAPPINGR3 RT_BIT_64(7) /*< TLB entry: The IEMTLBENTRY::pMappingR3 member is invalid. /
351	#define IEMTLBE_F_PHYS_REV UINT64_C(0xffffffffffffff00) /*< Physical revision mask. /
352	/** @} */
353
354
355	/**
356	* An IEM TLB.
357	*
358	* We've got two of these, one for data and one for instructions.
359	*/
360	typedef struct IEMTLB
361	{
362	/** The TLB entries.
363	* We've choosen 256 because that way we can obtain the result directly from a
364	* 8-bit register without an additional AND instruction. */
365	IEMTLBENTRY aEntries[256];
366	/** The TLB revision.
367	* This is actually only 28 bits wide (see IEMTLBENTRY::uTag) and is incremented
368	* by adding RT_BIT_64(36) to it. When it wraps around and becomes zero, all
369	* the tags in the TLB must be zeroed and the revision set to RT_BIT_64(36).
370	* (The revision zero indicates an invalid TLB entry.)
371	*
372	* The initial value is choosen to cause an early wraparound. */
373	uint64_t uTlbRevision;
374	/** The TLB physical address revision - shadow of PGM variable.
375	*
376	* This is actually only 56 bits wide (see IEMTLBENTRY::fFlagsAndPhysRev) and is
377	* incremented by adding RT_BIT_64(8). When it wraps around and becomes zero,
378	* a rendezvous is called and each CPU wipe the IEMTLBENTRY::pMappingR3 as well
379	* as IEMTLBENTRY::fFlagsAndPhysRev bits 63 thru 8, 4, and 3.
380	*
381	* The initial value is choosen to cause an early wraparound. */
382	uint64_t volatile uTlbPhysRev;
383
384	/* Statistics: */
385
386	/** TLB hits (VBOX_WITH_STATISTICS only). */
387	uint64_t cTlbHits;
388	/** TLB misses. */
389	uint32_t cTlbMisses;
390	/** Slow read path. */
391	uint32_t cTlbSlowReadPath;
392	#if 0
393	/** TLB misses because of tag mismatch. */
394	uint32_t cTlbMissesTag;
395	/** TLB misses because of virtual access violation. */
396	uint32_t cTlbMissesVirtAccess;
397	/** TLB misses because of dirty bit. */
398	uint32_t cTlbMissesDirty;
399	/** TLB misses because of MMIO */
400	uint32_t cTlbMissesMmio;
401	/** TLB misses because of write access handlers. */
402	uint32_t cTlbMissesWriteHandler;
403	/** TLB misses because no r3(/r0) mapping. */
404	uint32_t cTlbMissesMapping;
405	#endif
406	/** Alignment padding. */
407	uint32_t au32Padding[3+5];
408	} IEMTLB;
409	AssertCompileSizeAlignment(IEMTLB, 64);
410	/** IEMTLB::uTlbRevision increment. */
411	#define IEMTLB_REVISION_INCR RT_BIT_64(36)
412	/** IEMTLB::uTlbPhysRev increment. */
413	#define IEMTLB_PHYS_REV_INCR RT_BIT_64(8)
414
415
416	/**
417	* The per-CPU IEM state.
418	*/
419	typedef struct IEMCPU
420	{
421	/** Info status code that needs to be propagated to the IEM caller.
422	* This cannot be passed internally, as it would complicate all success
423	* checks within the interpreter making the code larger and almost impossible
424	* to get right. Instead, we'll store status codes to pass on here. Each
425	* source of these codes will perform appropriate sanity checks. */
426	int32_t rcPassUp; /* 0x00 */
427
428	/** The current CPU execution mode (CS). */
429	IEMMODE enmCpuMode; /* 0x04 */
430	/** The CPL. */
431	uint8_t uCpl; /* 0x05 */
432
433	/** Whether to bypass access handlers or not. */
434	bool fBypassHandlers; /* 0x06 */
435	/** Indicates that we're interpreting patch code - RC only! */
436	bool fInPatchCode; /* 0x07 */
437
438	/** @name Decoder state.
439	* @{ */
440	#ifdef IEM_WITH_CODE_TLB
441	/** The offset of the next instruction byte. */
442	uint32_t offInstrNextByte; /* 0x08 */
443	/** The number of bytes available at pbInstrBuf for the current instruction.
444	* This takes the max opcode length into account so that doesn't need to be
445	* checked separately. */
446	uint32_t cbInstrBuf; /* 0x0c */
447	/** Pointer to the page containing RIP, user specified buffer or abOpcode.
448	* This can be NULL if the page isn't mappable for some reason, in which
449	* case we'll do fallback stuff.
450	*
451	* If we're executing an instruction from a user specified buffer,
452	* IEMExecOneWithPrefetchedByPC and friends, this is not necessarily a page
453	* aligned pointer but pointer to the user data.
454	*
455	* For instructions crossing pages, this will start on the first page and be
456	* advanced to the next page by the time we've decoded the instruction. This
457	* therefore precludes stuff like <tt>pbInstrBuf[offInstrNextByte + cbInstrBuf - cbCurInstr]</tt>
458	*/
459	uint8_t const pbInstrBuf; / 0x10 */
460	# if ARCH_BITS == 32
461	uint32_t uInstrBufHigh; /** The high dword of the host context pbInstrBuf member. */
462	# endif
463	/** The program counter corresponding to pbInstrBuf.
464	* This is set to a non-canonical address when we need to invalidate it. */
465	uint64_t uInstrBufPc; /* 0x18 */
466	/** The number of bytes available at pbInstrBuf in total (for IEMExecLots).
467	* This takes the CS segment limit into account. */
468	uint16_t cbInstrBufTotal; /* 0x20 */
469	/** Offset into pbInstrBuf of the first byte of the current instruction.
470	* Can be negative to efficiently handle cross page instructions. */
471	int16_t offCurInstrStart; /* 0x22 */
472
473	/** The prefix mask (IEM_OP_PRF_XXX). */
474	uint32_t fPrefixes; /* 0x24 */
475	/** The extra REX ModR/M register field bit (REX.R << 3). */
476	uint8_t uRexReg; /* 0x28 */
477	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
478	* (REX.B << 3). */
479	uint8_t uRexB; /* 0x29 */
480	/** The extra REX SIB index field bit (REX.X << 3). */
481	uint8_t uRexIndex; /* 0x2a */
482
483	/** The effective segment register (X86_SREG_XXX). */
484	uint8_t iEffSeg; /* 0x2b */
485
486	#else
487	/** The size of what has currently been fetched into abOpcodes. */
488	uint8_t cbOpcode; /* 0x08 */
489	/** The current offset into abOpcodes. */
490	uint8_t offOpcode; /* 0x09 */
491
492	/** The effective segment register (X86_SREG_XXX). */
493	uint8_t iEffSeg; /* 0x0a */
494
495	/** The extra REX ModR/M register field bit (REX.R << 3). */
496	uint8_t uRexReg; /* 0x0b */
497	/** The prefix mask (IEM_OP_PRF_XXX). */
498	uint32_t fPrefixes; /* 0x0c */
499	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
500	* (REX.B << 3). */
501	uint8_t uRexB; /* 0x10 */
502	/** The extra REX SIB index field bit (REX.X << 3). */
503	uint8_t uRexIndex; /* 0x11 */
504
505	#endif
506
507	/** The effective operand mode. */
508	IEMMODE enmEffOpSize; /* 0x2c, 0x12 */
509	/** The default addressing mode. */
510	IEMMODE enmDefAddrMode; /* 0x2d, 0x13 */
511	/** The effective addressing mode. */
512	IEMMODE enmEffAddrMode; /* 0x2e, 0x14 */
513	/** The default operand mode. */
514	IEMMODE enmDefOpSize; /* 0x2f, 0x15 */
515
516	/** Prefix index (VEX.pp) for two byte and three byte tables. */
517	uint8_t idxPrefix; /* 0x30, 0x16 */
518	/** 3rd VEX/EVEX/XOP register. */
519	uint8_t uVex3rdReg; /* 0x31, 0x17 */
520	/** The VEX/EVEX/XOP length field. */
521	uint8_t uVexLength; /* 0x32, 0x18 */
522	/** Additional EVEX stuff. */
523	uint8_t fEvexStuff; /* 0x33, 0x19 */
524
525	/** The FPU opcode (FOP). */
526	uint16_t uFpuOpcode; /* 0x34, 0x1a */
527
528	/** Explicit alignment padding. */
529	#ifdef IEM_WITH_CODE_TLB
530	uint8_t abAlignment2a[2]; /* 0x36 */
531	#endif
532
533	/** The opcode bytes. */
534	uint8_t abOpcode[15]; /* 0x48, 0x1c */
535	/** Explicit alignment padding. */
536	#ifdef IEM_WITH_CODE_TLB
537	uint8_t abAlignment2c[0x48 - 0x47]; /* 0x37 */
538	#else
539	uint8_t abAlignment2c[0x48 - 0x2b]; /* 0x2b */
540	#endif
541	/** @} */
542
543
544	/** The flags of the current exception / interrupt. */
545	uint32_t fCurXcpt; /* 0x48, 0x48 */
546	/** The current exception / interrupt. */
547	uint8_t uCurXcpt;
548	/** Exception / interrupt recursion depth. */
549	int8_t cXcptRecursions;
550
551	/** The number of active guest memory mappings. */
552	uint8_t cActiveMappings;
553	/** The next unused mapping index. */
554	uint8_t iNextMapping;
555	/** Records for tracking guest memory mappings. */
556	struct
557	{
558	/** The address of the mapped bytes. */
559	void *pv;
560	#if defined(IN_RC) && HC_ARCH_BITS == 64
561	uint32_t u32Alignment3; /*< Alignment padding. /
562	#endif
563	/** The access flags (IEM_ACCESS_XXX).
564	* IEM_ACCESS_INVALID if the entry is unused. */
565	uint32_t fAccess;
566	#if HC_ARCH_BITS == 64
567	uint32_t u32Alignment4; /*< Alignment padding. /
568	#endif
569	} aMemMappings[3];
570
571	/** Locking records for the mapped memory. */
572	union
573	{
574	PGMPAGEMAPLOCK Lock;
575	uint64_t au64Padding[2];
576	} aMemMappingLocks[3];
577
578	/** Bounce buffer info.
579	* This runs in parallel to aMemMappings. */
580	struct
581	{
582	/** The physical address of the first byte. */
583	RTGCPHYS GCPhysFirst;
584	/** The physical address of the second page. */
585	RTGCPHYS GCPhysSecond;
586	/** The number of bytes in the first page. */
587	uint16_t cbFirst;
588	/** The number of bytes in the second page. */
589	uint16_t cbSecond;
590	/** Whether it's unassigned memory. */
591	bool fUnassigned;
592	/** Explicit alignment padding. */
593	bool afAlignment5[3];
594	} aMemBbMappings[3];
595
596	/** Bounce buffer storage.
597	* This runs in parallel to aMemMappings and aMemBbMappings. */
598	struct
599	{
600	uint8_t ab[512];
601	} aBounceBuffers[3];
602
603
604	/** Pointer set jump buffer - ring-3 context. */
605	R3PTRTYPE(jmp_buf *) pJmpBufR3;
606	/** Pointer set jump buffer - ring-0 context. */
607	R0PTRTYPE(jmp_buf *) pJmpBufR0;
608	/** Pointer set jump buffer - raw-mode context. */
609	RCPTRTYPE(jmp_buf *) pJmpBufRC;
610
611	/** @name Statistics
612	* @{ */
613	/** The number of instructions we've executed. */
614	uint32_t cInstructions;
615	/** The number of potential exits. */
616	uint32_t cPotentialExits;
617	/** The number of bytes data or stack written (mostly for IEMExecOneEx).
618	* This may contain uncommitted writes. */
619	uint32_t cbWritten;
620	/** Counts the VERR_IEM_INSTR_NOT_IMPLEMENTED returns. */
621	uint32_t cRetInstrNotImplemented;
622	/** Counts the VERR_IEM_ASPECT_NOT_IMPLEMENTED returns. */
623	uint32_t cRetAspectNotImplemented;
624	/** Counts informational statuses returned (other than VINF_SUCCESS). */
625	uint32_t cRetInfStatuses;
626	/** Counts other error statuses returned. */
627	uint32_t cRetErrStatuses;
628	/** Number of times rcPassUp has been used. */
629	uint32_t cRetPassUpStatus;
630	/** Number of times RZ left with instruction commit pending for ring-3. */
631	uint32_t cPendingCommit;
632	/** Number of long jumps. */
633	uint32_t cLongJumps;
634	uint32_t uAlignment6; /*< Alignment padding. /
635	#ifdef IEM_VERIFICATION_MODE_FULL
636	/** The Number of I/O port reads that has been performed. */
637	uint32_t cIOReads;
638	/** The Number of I/O port writes that has been performed. */
639	uint32_t cIOWrites;
640	/** Set if no comparison to REM is currently performed.
641	* This is used to skip past really slow bits. */
642	bool fNoRem;
643	/** Saved fNoRem flag used by #iemInitExec and #iemUninitExec. */
644	bool fNoRemSavedByExec;
645	/** Indicates that RAX and RDX differences should be ignored since RDTSC
646	* and RDTSCP are timing sensitive. */
647	bool fIgnoreRaxRdx;
648	/** Indicates that a MOVS instruction with overlapping source and destination
649	* was executed, causing the memory write records to be incorrrect. */
650	bool fOverlappingMovs;
651	/** Set if there are problematic memory accesses (MMIO, write monitored, ++). */
652	bool fProblematicMemory;
653	/** This is used to communicate a CPL changed caused by IEMInjectTrap that
654	* CPUM doesn't yet reflect. */
655	uint8_t uInjectCpl;
656	/** To prevent EMR3HmSingleInstruction from triggering endless recursion via
657	* emR3ExecuteInstruction and iemExecVerificationModeCheck. */
658	uint8_t cVerifyDepth;
659	bool afAlignment7[2];
660	/** Mask of undefined eflags.
661	* The verifier will any difference in these flags. */
662	uint32_t fUndefinedEFlags;
663	/** The CS of the instruction being interpreted. */
664	RTSEL uOldCs;
665	/** The RIP of the instruction being interpreted. */
666	uint64_t uOldRip;
667	/** The physical address corresponding to abOpcodes[0]. */
668	RTGCPHYS GCPhysOpcodes;
669	#endif
670	/** @} */
671
672	/** @name Target CPU information.
673	* @{ */
674	#if IEM_CFG_TARGET_CPU == IEMTARGETCPU_DYNAMIC
675	/** The target CPU. */
676	uint32_t uTargetCpu;
677	#else
678	uint32_t u32TargetCpuPadding;
679	#endif
680	/** The CPU vendor. */
681	CPUMCPUVENDOR enmCpuVendor;
682	/** @} */
683
684	/** @name Host CPU information.
685	* @{ */
686	/** The CPU vendor. */
687	CPUMCPUVENDOR enmHostCpuVendor;
688	/** @} */
689
690	uint32_t au32Alignment8[HC_ARCH_BITS == 64 ? 1 + 2 + 4 + 8 : 1 + 2 + 4]; /*< Alignment padding. /
691
692	/** Data TLB.
693	* @remarks Must be 64-byte aligned. */
694	IEMTLB DataTlb;
695	/** Instruction TLB.
696	* @remarks Must be 64-byte aligned. */
697	IEMTLB CodeTlb;
698
699	/** Pointer to the CPU context - ring-3 context.
700	* @todo put inside IEM_VERIFICATION_MODE_FULL++. */
701	R3PTRTYPE(PCPUMCTX) pCtxR3;
702	/** Pointer to the CPU context - ring-0 context. */
703	R0PTRTYPE(PCPUMCTX) pCtxR0;
704	/** Pointer to the CPU context - raw-mode context. */
705	RCPTRTYPE(PCPUMCTX) pCtxRC;
706
707	/** Pointer to instruction statistics for raw-mode context (same as R0). */
708	RCPTRTYPE(PIEMINSTRSTATS) pStatsRC;
709	/** Pointer to instruction statistics for ring-0 context (same as RC). */
710	R0PTRTYPE(PIEMINSTRSTATS) pStatsR0;
711	/** Pointer to instruction statistics for non-ring-3 code. */
712	R3PTRTYPE(PIEMINSTRSTATS) pStatsCCR3;
713	/** Pointer to instruction statistics for ring-3 context. */
714	R3PTRTYPE(PIEMINSTRSTATS) pStatsR3;
715
716	#ifdef IEM_VERIFICATION_MODE_FULL
717	/** The event verification records for what IEM did (LIFO). */
718	R3PTRTYPE(PIEMVERIFYEVTREC) pIemEvtRecHead;
719	/** Insertion point for pIemEvtRecHead. */
720	R3PTRTYPE(PIEMVERIFYEVTREC *) ppIemEvtRecNext;
721	/** The event verification records for what the other party did (FIFO). */
722	R3PTRTYPE(PIEMVERIFYEVTREC) pOtherEvtRecHead;
723	/** Insertion point for pOtherEvtRecHead. */
724	R3PTRTYPE(PIEMVERIFYEVTREC *) ppOtherEvtRecNext;
725	/** List of free event records. */
726	R3PTRTYPE(PIEMVERIFYEVTREC) pFreeEvtRec;
727	#endif
728	} IEMCPU;
729	AssertCompileMemberOffset(IEMCPU, fCurXcpt, 0x48);
730	AssertCompileMemberAlignment(IEMCPU, DataTlb, 64);
731	AssertCompileMemberAlignment(IEMCPU, CodeTlb, 64);
732	/** Pointer to the per-CPU IEM state. */
733	typedef IEMCPU *PIEMCPU;
734	/** Pointer to the const per-CPU IEM state. */
735	typedef IEMCPU const *PCIEMCPU;
736
737
738	/** @def IEM_GET_CTX
739	* Gets the guest CPU context for the calling EMT.
740	* @returns PCPUMCTX
741	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
742	*/
743	#if !defined(IEM_VERIFICATION_MODE_FULL) && !defined(IEM_VERIFICATION_MODE) \
744	&& !defined(IEM_VERIFICATION_MODE_MINIMAL) && defined(VMCPU_INCL_CPUM_GST_CTX)
745	# define IEM_GET_CTX(a_pVCpu) (&(a_pVCpu)->cpum.GstCtx)
746	#else
747	# define IEM_GET_CTX(a_pVCpu) ((a_pVCpu)->iem.s.CTX_SUFF(pCtx))
748	#endif
749
750	/** Gets the current IEMTARGETCPU value.
751	* @returns IEMTARGETCPU value.
752	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
753	*/
754	#if IEM_CFG_TARGET_CPU != IEMTARGETCPU_DYNAMIC
755	# define IEM_GET_TARGET_CPU(a_pVCpu) (IEM_CFG_TARGET_CPU)
756	#else
757	# define IEM_GET_TARGET_CPU(a_pVCpu) ((a_pVCpu)->iem.s.uTargetCpu)
758	#endif
759
760	/** @def Gets the instruction length. */
761	#ifdef IEM_WITH_CODE_TLB
762	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offInstrNextByte - (uint32_t)(int32_t)(a_pVCpu)->iem.s.offCurInstrStart)
763	#else
764	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offOpcode)
765	#endif
766
767
768	/** @name IEM_ACCESS_XXX - Access details.
769	* @{ */
770	#define IEM_ACCESS_INVALID UINT32_C(0x000000ff)
771	#define IEM_ACCESS_TYPE_READ UINT32_C(0x00000001)
772	#define IEM_ACCESS_TYPE_WRITE UINT32_C(0x00000002)
773	#define IEM_ACCESS_TYPE_EXEC UINT32_C(0x00000004)
774	#define IEM_ACCESS_TYPE_MASK UINT32_C(0x00000007)
775	#define IEM_ACCESS_WHAT_CODE UINT32_C(0x00000010)
776	#define IEM_ACCESS_WHAT_DATA UINT32_C(0x00000020)
777	#define IEM_ACCESS_WHAT_STACK UINT32_C(0x00000030)
778	#define IEM_ACCESS_WHAT_SYS UINT32_C(0x00000040)
779	#define IEM_ACCESS_WHAT_MASK UINT32_C(0x00000070)
780	/** The writes are partial, so if initialize the bounce buffer with the
781	* orignal RAM content. */
782	#define IEM_ACCESS_PARTIAL_WRITE UINT32_C(0x00000100)
783	/** Used in aMemMappings to indicate that the entry is bounce buffered. */
784	#define IEM_ACCESS_BOUNCE_BUFFERED UINT32_C(0x00000200)
785	/** Bounce buffer with ring-3 write pending, first page. */
786	#define IEM_ACCESS_PENDING_R3_WRITE_1ST UINT32_C(0x00000400)
787	/** Bounce buffer with ring-3 write pending, second page. */
788	#define IEM_ACCESS_PENDING_R3_WRITE_2ND UINT32_C(0x00000800)
789	/** Valid bit mask. */
790	#define IEM_ACCESS_VALID_MASK UINT32_C(0x00000fff)
791	/** Read+write data alias. */
792	#define IEM_ACCESS_DATA_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
793	/** Write data alias. */
794	#define IEM_ACCESS_DATA_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
795	/** Read data alias. */
796	#define IEM_ACCESS_DATA_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_DATA)
797	/** Instruction fetch alias. */
798	#define IEM_ACCESS_INSTRUCTION (IEM_ACCESS_TYPE_EXEC \| IEM_ACCESS_WHAT_CODE)
799	/** Stack write alias. */
800	#define IEM_ACCESS_STACK_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
801	/** Stack read alias. */
802	#define IEM_ACCESS_STACK_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_STACK)
803	/** Stack read+write alias. */
804	#define IEM_ACCESS_STACK_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
805	/** Read system table alias. */
806	#define IEM_ACCESS_SYS_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_SYS)
807	/** Read+write system table alias. */
808	#define IEM_ACCESS_SYS_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_SYS)
809	/** @} */
810
811	/** @name Prefix constants (IEMCPU::fPrefixes)
812	* @{ */
813	#define IEM_OP_PRF_SEG_CS RT_BIT_32(0) /*< CS segment prefix (0x2e). /
814	#define IEM_OP_PRF_SEG_SS RT_BIT_32(1) /*< SS segment prefix (0x36). /
815	#define IEM_OP_PRF_SEG_DS RT_BIT_32(2) /*< DS segment prefix (0x3e). /
816	#define IEM_OP_PRF_SEG_ES RT_BIT_32(3) /*< ES segment prefix (0x26). /
817	#define IEM_OP_PRF_SEG_FS RT_BIT_32(4) /*< FS segment prefix (0x64). /
818	#define IEM_OP_PRF_SEG_GS RT_BIT_32(5) /*< GS segment prefix (0x65). /
819	#define IEM_OP_PRF_SEG_MASK UINT32_C(0x3f)
820
821	#define IEM_OP_PRF_SIZE_OP RT_BIT_32(8) /*< Operand size prefix (0x66). /
822	#define IEM_OP_PRF_SIZE_REX_W RT_BIT_32(9) /*< REX.W prefix (0x48-0x4f). /
823	#define IEM_OP_PRF_SIZE_ADDR RT_BIT_32(10) /*< Address size prefix (0x67). /
824
825	#define IEM_OP_PRF_LOCK RT_BIT_32(16) /*< Lock prefix (0xf0). /
826	#define IEM_OP_PRF_REPNZ RT_BIT_32(17) /*< Repeat-not-zero prefix (0xf2). /
827	#define IEM_OP_PRF_REPZ RT_BIT_32(18) /*< Repeat-if-zero prefix (0xf3). /
828
829	#define IEM_OP_PRF_REX RT_BIT_32(24) /*< Any REX prefix (0x40-0x4f). /
830	#define IEM_OP_PRF_REX_R RT_BIT_32(25) /*< REX.R prefix (0x44,0x45,0x46,0x47,0x4c,0x4d,0x4e,0x4f). /
831	#define IEM_OP_PRF_REX_B RT_BIT_32(26) /*< REX.B prefix (0x41,0x43,0x45,0x47,0x49,0x4b,0x4d,0x4f). /
832	#define IEM_OP_PRF_REX_X RT_BIT_32(27) /*< REX.X prefix (0x42,0x43,0x46,0x47,0x4a,0x4b,0x4e,0x4f). /
833	/** Mask with all the REX prefix flags.
834	* This is generally for use when needing to undo the REX prefixes when they
835	* are followed legacy prefixes and therefore does not immediately preceed
836	* the first opcode byte.
837	* For testing whether any REX prefix is present, use IEM_OP_PRF_REX instead. */
838	#define IEM_OP_PRF_REX_MASK (IEM_OP_PRF_REX \| IEM_OP_PRF_REX_R \| IEM_OP_PRF_REX_B \| IEM_OP_PRF_REX_X \| IEM_OP_PRF_SIZE_REX_W )
839
840	#define IEM_OP_PRF_VEX RT_BIT_32(28) /*< Indiciates VEX prefix. /
841	#define IEM_OP_PRF_EVEX RT_BIT_32(29) /*< Indiciates EVEX prefix. /
842	#define IEM_OP_PRF_XOP RT_BIT_32(30) /*< Indiciates XOP prefix. /
843	/** @} */
844
845	/** @name Opcode forms
846	* @{ */
847	/** ModR/M: reg, r/m */
848	#define IEMOPFORM_RM 0
849	/** ModR/M: reg, r/m (register) */
850	#define IEMOPFORM_RM_REG (IEMOPFORM_RM \| IEMOPFORM_MOD3)
851	/** ModR/M: reg, r/m (memory) */
852	#define IEMOPFORM_RM_MEM (IEMOPFORM_RM \| IEMOPFORM_NOT_MOD3)
853	/** ModR/M: r/m, reg */
854	#define IEMOPFORM_MR 1
855	/** ModR/M: r/m (register), reg */
856	#define IEMOPFORM_MR_REG (IEMOPFORM_MR \| IEMOPFORM_MOD3)
857	/** ModR/M: r/m (memory), reg */
858	#define IEMOPFORM_MR_MEM (IEMOPFORM_MR \| IEMOPFORM_NOT_MOD3)
859	/** ModR/M: r/m only */
860	#define IEMOPFORM_M 2
861	/** ModR/M: r/m only (register). */
862	#define IEMOPFORM_M_REG (IEMOPFORM_M \| IEMOPFORM_MOD3)
863	/** ModR/M: r/m only (memory). */
864	#define IEMOPFORM_M_MEM (IEMOPFORM_M \| IEMOPFORM_NOT_MOD3)
865	/** ModR/M: reg only */
866	#define IEMOPFORM_R 3
867
868	/** Fixed register instruction, no R/M. */
869	#define IEMOPFORM_FIXED 4
870
871	/** The r/m is a register. */
872	#define IEMOPFORM_MOD3 RT_BIT_32(8)
873	/** The r/m is a memory access. */
874	#define IEMOPFORM_NOT_MOD3 RT_BIT_32(9)
875	/** @} */
876
877	/**
878	* Possible hardware task switch sources.
879	*/
880	typedef enum IEMTASKSWITCH
881	{
882	/** Task switch caused by an interrupt/exception. */
883	IEMTASKSWITCH_INT_XCPT = 1,
884	/** Task switch caused by a far CALL. */
885	IEMTASKSWITCH_CALL,
886	/** Task switch caused by a far JMP. */
887	IEMTASKSWITCH_JUMP,
888	/** Task switch caused by an IRET. */
889	IEMTASKSWITCH_IRET
890	} IEMTASKSWITCH;
891	AssertCompileSize(IEMTASKSWITCH, 4);
892
893
894	/**
895	* Tests if verification mode is enabled.
896	*
897	* This expands to @c false when IEM_VERIFICATION_MODE is not defined and
898	* should therefore cause the compiler to eliminate the verification branch
899	* of an if statement. */
900	#ifdef IEM_VERIFICATION_MODE_FULL
901	# define IEM_VERIFICATION_ENABLED(a_pVCpu) (!(a_pVCpu)->iem.s.fNoRem)
902	#elif defined(IEM_VERIFICATION_MODE_MINIMAL)
903	# define IEM_VERIFICATION_ENABLED(a_pVCpu) (true)
904	#else
905	# define IEM_VERIFICATION_ENABLED(a_pVCpu) (false)
906	#endif
907
908	/**
909	* Tests if full verification mode is enabled.
910	*
911	* This expands to @c false when IEM_VERIFICATION_MODE_FULL is not defined and
912	* should therefore cause the compiler to eliminate the verification branch
913	* of an if statement. */
914	#ifdef IEM_VERIFICATION_MODE_FULL
915	# define IEM_FULL_VERIFICATION_ENABLED(a_pVCpu) (!(a_pVCpu)->iem.s.fNoRem)
916	#else
917	# define IEM_FULL_VERIFICATION_ENABLED(a_pVCpu) (false)
918	#endif
919
920	/**
921	* Tests if full verification mode is enabled again REM.
922	*
923	* This expands to @c false when IEM_VERIFICATION_MODE_FULL is not defined and
924	* should therefore cause the compiler to eliminate the verification branch
925	* of an if statement. */
926	#ifdef IEM_VERIFICATION_MODE_FULL
927	# ifdef IEM_VERIFICATION_MODE_FULL_HM
928	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pVCpu) (!(a_pVCpu)->iem.s.fNoRem && !HMIsEnabled((a_pVCpu)->CTX_SUFF(pVM)))
929	# else
930	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pVCpu) (!(a_pVCpu)->iem.s.fNoRem)
931	# endif
932	#else
933	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pVCpu) (false)
934	#endif
935
936	/** @def IEM_VERIFICATION_MODE
937	* Indicates that one of the verfication modes are enabled.
938	*/
939	#if (defined(IEM_VERIFICATION_MODE_FULL) \|\| defined(IEM_VERIFICATION_MODE_MINIMAL)) && !defined(IEM_VERIFICATION_MODE) \
940	\|\| defined(DOXYGEN_RUNNING)
941	# define IEM_VERIFICATION_MODE
942	#endif
943
944	/**
945	* Indicates to the verifier that the given flag set is undefined.
946	*
947	* Can be invoked again to add more flags.
948	*
949	* This is a NOOP if the verifier isn't compiled in.
950	*/
951	#ifdef IEM_VERIFICATION_MODE_FULL
952	# define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { pVCpu->iem.s.fUndefinedEFlags \|= (a_fEfl); } while (0)
953	#else
954	# define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { } while (0)
955	#endif
956
957
958	/** @def IEM_DECL_IMPL_TYPE
959	* For typedef'ing an instruction implementation function.
960	*
961	* @param a_RetType The return type.
962	* @param a_Name The name of the type.
963	* @param a_ArgList The argument list enclosed in parentheses.
964	*/
965
966	/** @def IEM_DECL_IMPL_DEF
967	* For defining an instruction implementation function.
968	*
969	* @param a_RetType The return type.
970	* @param a_Name The name of the type.
971	* @param a_ArgList The argument list enclosed in parentheses.
972	*/
973
974	#if defined(__GNUC__) && defined(RT_ARCH_X86)
975	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
976	__attribute__((__fastcall__)) a_RetType (a_Name) a_ArgList
977	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
978	__attribute__((__fastcall__, __nothrow__)) a_RetType a_Name a_ArgList
979
980	#elif defined(_MSC_VER) && defined(RT_ARCH_X86)
981	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
982	a_RetType (__fastcall a_Name) a_ArgList
983	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
984	a_RetType __fastcall a_Name a_ArgList
985
986	#else
987	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
988	a_RetType (VBOXCALL a_Name) a_ArgList
989	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
990	a_RetType VBOXCALL a_Name a_ArgList
991
992	#endif
993
994	/** @name Arithmetic assignment operations on bytes (binary).
995	* @{ */
996	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU8, (uint8_t pu8Dst, uint8_t u8Src, uint32_t pEFlags));
997	typedef FNIEMAIMPLBINU8 *PFNIEMAIMPLBINU8;
998	FNIEMAIMPLBINU8 iemAImpl_add_u8, iemAImpl_add_u8_locked;
999	FNIEMAIMPLBINU8 iemAImpl_adc_u8, iemAImpl_adc_u8_locked;
1000	FNIEMAIMPLBINU8 iemAImpl_sub_u8, iemAImpl_sub_u8_locked;
1001	FNIEMAIMPLBINU8 iemAImpl_sbb_u8, iemAImpl_sbb_u8_locked;
1002	FNIEMAIMPLBINU8 iemAImpl_or_u8, iemAImpl_or_u8_locked;
1003	FNIEMAIMPLBINU8 iemAImpl_xor_u8, iemAImpl_xor_u8_locked;
1004	FNIEMAIMPLBINU8 iemAImpl_and_u8, iemAImpl_and_u8_locked;
1005	/** @} */
1006
1007	/** @name Arithmetic assignment operations on words (binary).
1008	* @{ */
1009	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU16, (uint16_t pu16Dst, uint16_t u16Src, uint32_t pEFlags));
1010	typedef FNIEMAIMPLBINU16 *PFNIEMAIMPLBINU16;
1011	FNIEMAIMPLBINU16 iemAImpl_add_u16, iemAImpl_add_u16_locked;
1012	FNIEMAIMPLBINU16 iemAImpl_adc_u16, iemAImpl_adc_u16_locked;
1013	FNIEMAIMPLBINU16 iemAImpl_sub_u16, iemAImpl_sub_u16_locked;
1014	FNIEMAIMPLBINU16 iemAImpl_sbb_u16, iemAImpl_sbb_u16_locked;
1015	FNIEMAIMPLBINU16 iemAImpl_or_u16, iemAImpl_or_u16_locked;
1016	FNIEMAIMPLBINU16 iemAImpl_xor_u16, iemAImpl_xor_u16_locked;
1017	FNIEMAIMPLBINU16 iemAImpl_and_u16, iemAImpl_and_u16_locked;
1018	/** @} */
1019
1020	/** @name Arithmetic assignment operations on double words (binary).
1021	* @{ */
1022	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU32, (uint32_t pu32Dst, uint32_t u32Src, uint32_t pEFlags));
1023	typedef FNIEMAIMPLBINU32 *PFNIEMAIMPLBINU32;
1024	FNIEMAIMPLBINU32 iemAImpl_add_u32, iemAImpl_add_u32_locked;
1025	FNIEMAIMPLBINU32 iemAImpl_adc_u32, iemAImpl_adc_u32_locked;
1026	FNIEMAIMPLBINU32 iemAImpl_sub_u32, iemAImpl_sub_u32_locked;
1027	FNIEMAIMPLBINU32 iemAImpl_sbb_u32, iemAImpl_sbb_u32_locked;
1028	FNIEMAIMPLBINU32 iemAImpl_or_u32, iemAImpl_or_u32_locked;
1029	FNIEMAIMPLBINU32 iemAImpl_xor_u32, iemAImpl_xor_u32_locked;
1030	FNIEMAIMPLBINU32 iemAImpl_and_u32, iemAImpl_and_u32_locked;
1031	/** @} */
1032
1033	/** @name Arithmetic assignment operations on quad words (binary).
1034	* @{ */
1035	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU64, (uint64_t pu64Dst, uint64_t u64Src, uint32_t pEFlags));
1036	typedef FNIEMAIMPLBINU64 *PFNIEMAIMPLBINU64;
1037	FNIEMAIMPLBINU64 iemAImpl_add_u64, iemAImpl_add_u64_locked;
1038	FNIEMAIMPLBINU64 iemAImpl_adc_u64, iemAImpl_adc_u64_locked;
1039	FNIEMAIMPLBINU64 iemAImpl_sub_u64, iemAImpl_sub_u64_locked;
1040	FNIEMAIMPLBINU64 iemAImpl_sbb_u64, iemAImpl_sbb_u64_locked;
1041	FNIEMAIMPLBINU64 iemAImpl_or_u64, iemAImpl_or_u64_locked;
1042	FNIEMAIMPLBINU64 iemAImpl_xor_u64, iemAImpl_xor_u64_locked;
1043	FNIEMAIMPLBINU64 iemAImpl_and_u64, iemAImpl_and_u64_locked;
1044	/** @} */
1045
1046	/** @name Compare operations (thrown in with the binary ops).
1047	* @{ */
1048	FNIEMAIMPLBINU8 iemAImpl_cmp_u8;
1049	FNIEMAIMPLBINU16 iemAImpl_cmp_u16;
1050	FNIEMAIMPLBINU32 iemAImpl_cmp_u32;
1051	FNIEMAIMPLBINU64 iemAImpl_cmp_u64;
1052	/** @} */
1053
1054	/** @name Test operations (thrown in with the binary ops).
1055	* @{ */
1056	FNIEMAIMPLBINU8 iemAImpl_test_u8;
1057	FNIEMAIMPLBINU16 iemAImpl_test_u16;
1058	FNIEMAIMPLBINU32 iemAImpl_test_u32;
1059	FNIEMAIMPLBINU64 iemAImpl_test_u64;
1060	/** @} */
1061
1062	/** @name Bit operations operations (thrown in with the binary ops).
1063	* @{ */
1064	FNIEMAIMPLBINU16 iemAImpl_bt_u16, iemAImpl_bt_u16_locked;
1065	FNIEMAIMPLBINU32 iemAImpl_bt_u32, iemAImpl_bt_u32_locked;
1066	FNIEMAIMPLBINU64 iemAImpl_bt_u64, iemAImpl_bt_u64_locked;
1067	FNIEMAIMPLBINU16 iemAImpl_btc_u16, iemAImpl_btc_u16_locked;
1068	FNIEMAIMPLBINU32 iemAImpl_btc_u32, iemAImpl_btc_u32_locked;
1069	FNIEMAIMPLBINU64 iemAImpl_btc_u64, iemAImpl_btc_u64_locked;
1070	FNIEMAIMPLBINU16 iemAImpl_btr_u16, iemAImpl_btr_u16_locked;
1071	FNIEMAIMPLBINU32 iemAImpl_btr_u32, iemAImpl_btr_u32_locked;
1072	FNIEMAIMPLBINU64 iemAImpl_btr_u64, iemAImpl_btr_u64_locked;
1073	FNIEMAIMPLBINU16 iemAImpl_bts_u16, iemAImpl_bts_u16_locked;
1074	FNIEMAIMPLBINU32 iemAImpl_bts_u32, iemAImpl_bts_u32_locked;
1075	FNIEMAIMPLBINU64 iemAImpl_bts_u64, iemAImpl_bts_u64_locked;
1076	/** @} */
1077
1078	/** @name Exchange memory with register operations.
1079	* @{ */
1080	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8, (uint8_t pu8Mem, uint8_t pu8Reg));
1081	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16,(uint16_t pu16Mem, uint16_t pu16Reg));
1082	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32,(uint32_t pu32Mem, uint32_t pu32Reg));
1083	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64,(uint64_t pu64Mem, uint64_t pu64Reg));
1084	/** @} */
1085
1086	/** @name Exchange and add operations.
1087	* @{ */
1088	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1089	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1090	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1091	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1092	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8_locked, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1093	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16_locked,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1094	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32_locked,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1095	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64_locked,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1096	/** @} */
1097
1098	/** @name Compare and exchange.
1099	* @{ */
1100	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1101	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8_locked, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1102	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16, (uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1103	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16_locked,(uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1104	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32, (uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1105	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32_locked,(uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1106	#ifdef RT_ARCH_X86
1107	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1108	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1109	#else
1110	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1111	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1112	#endif
1113	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1114	uint32_t *pEFlags));
1115	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b_locked,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1116	uint32_t *pEFlags));
1117	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1118	uint32_t *pEFlags));
1119	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_locked,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1120	uint32_t *pEFlags));
1121	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_fallback,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx,
1122	PRTUINT128U pu128RbxRcx, uint32_t *pEFlags));
1123	/** @} */
1124
1125	/** @name Memory ordering
1126	* @{ */
1127	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEMFENCE,(void));
1128	typedef FNIEMAIMPLMEMFENCE *PFNIEMAIMPLMEMFENCE;
1129	IEM_DECL_IMPL_DEF(void, iemAImpl_mfence,(void));
1130	IEM_DECL_IMPL_DEF(void, iemAImpl_sfence,(void));
1131	IEM_DECL_IMPL_DEF(void, iemAImpl_lfence,(void));
1132	IEM_DECL_IMPL_DEF(void, iemAImpl_alt_mem_fence,(void));
1133	/** @} */
1134
1135	/** @name Double precision shifts
1136	* @{ */
1137	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU16,(uint16_t pu16Dst, uint16_t u16Src, uint8_t cShift, uint32_t pEFlags));
1138	typedef FNIEMAIMPLSHIFTDBLU16 *PFNIEMAIMPLSHIFTDBLU16;
1139	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU32,(uint32_t pu32Dst, uint32_t u32Src, uint8_t cShift, uint32_t pEFlags));
1140	typedef FNIEMAIMPLSHIFTDBLU32 *PFNIEMAIMPLSHIFTDBLU32;
1141	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU64,(uint64_t pu64Dst, uint64_t u64Src, uint8_t cShift, uint32_t pEFlags));
1142	typedef FNIEMAIMPLSHIFTDBLU64 *PFNIEMAIMPLSHIFTDBLU64;
1143	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shld_u16;
1144	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shld_u32;
1145	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shld_u64;
1146	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shrd_u16;
1147	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shrd_u32;
1148	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shrd_u64;
1149	/** @} */
1150
1151
1152	/** @name Bit search operations (thrown in with the binary ops).
1153	* @{ */
1154	FNIEMAIMPLBINU16 iemAImpl_bsf_u16;
1155	FNIEMAIMPLBINU32 iemAImpl_bsf_u32;
1156	FNIEMAIMPLBINU64 iemAImpl_bsf_u64;
1157	FNIEMAIMPLBINU16 iemAImpl_bsr_u16;
1158	FNIEMAIMPLBINU32 iemAImpl_bsr_u32;
1159	FNIEMAIMPLBINU64 iemAImpl_bsr_u64;
1160	/** @} */
1161
1162	/** @name Signed multiplication operations (thrown in with the binary ops).
1163	* @{ */
1164	FNIEMAIMPLBINU16 iemAImpl_imul_two_u16;
1165	FNIEMAIMPLBINU32 iemAImpl_imul_two_u32;
1166	FNIEMAIMPLBINU64 iemAImpl_imul_two_u64;
1167	/** @} */
1168
1169	/** @name Arithmetic assignment operations on bytes (unary).
1170	* @{ */
1171	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU8, (uint8_t pu8Dst, uint32_t pEFlags));
1172	typedef FNIEMAIMPLUNARYU8 *PFNIEMAIMPLUNARYU8;
1173	FNIEMAIMPLUNARYU8 iemAImpl_inc_u8, iemAImpl_inc_u8_locked;
1174	FNIEMAIMPLUNARYU8 iemAImpl_dec_u8, iemAImpl_dec_u8_locked;
1175	FNIEMAIMPLUNARYU8 iemAImpl_not_u8, iemAImpl_not_u8_locked;
1176	FNIEMAIMPLUNARYU8 iemAImpl_neg_u8, iemAImpl_neg_u8_locked;
1177	/** @} */
1178
1179	/** @name Arithmetic assignment operations on words (unary).
1180	* @{ */
1181	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU16, (uint16_t pu16Dst, uint32_t pEFlags));
1182	typedef FNIEMAIMPLUNARYU16 *PFNIEMAIMPLUNARYU16;
1183	FNIEMAIMPLUNARYU16 iemAImpl_inc_u16, iemAImpl_inc_u16_locked;
1184	FNIEMAIMPLUNARYU16 iemAImpl_dec_u16, iemAImpl_dec_u16_locked;
1185	FNIEMAIMPLUNARYU16 iemAImpl_not_u16, iemAImpl_not_u16_locked;
1186	FNIEMAIMPLUNARYU16 iemAImpl_neg_u16, iemAImpl_neg_u16_locked;
1187	/** @} */
1188
1189	/** @name Arithmetic assignment operations on double words (unary).
1190	* @{ */
1191	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU32, (uint32_t pu32Dst, uint32_t pEFlags));
1192	typedef FNIEMAIMPLUNARYU32 *PFNIEMAIMPLUNARYU32;
1193	FNIEMAIMPLUNARYU32 iemAImpl_inc_u32, iemAImpl_inc_u32_locked;
1194	FNIEMAIMPLUNARYU32 iemAImpl_dec_u32, iemAImpl_dec_u32_locked;
1195	FNIEMAIMPLUNARYU32 iemAImpl_not_u32, iemAImpl_not_u32_locked;
1196	FNIEMAIMPLUNARYU32 iemAImpl_neg_u32, iemAImpl_neg_u32_locked;
1197	/** @} */
1198
1199	/** @name Arithmetic assignment operations on quad words (unary).
1200	* @{ */
1201	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU64, (uint64_t pu64Dst, uint32_t pEFlags));
1202	typedef FNIEMAIMPLUNARYU64 *PFNIEMAIMPLUNARYU64;
1203	FNIEMAIMPLUNARYU64 iemAImpl_inc_u64, iemAImpl_inc_u64_locked;
1204	FNIEMAIMPLUNARYU64 iemAImpl_dec_u64, iemAImpl_dec_u64_locked;
1205	FNIEMAIMPLUNARYU64 iemAImpl_not_u64, iemAImpl_not_u64_locked;
1206	FNIEMAIMPLUNARYU64 iemAImpl_neg_u64, iemAImpl_neg_u64_locked;
1207	/** @} */
1208
1209
1210	/** @name Shift operations on bytes (Group 2).
1211	* @{ */
1212	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU8,(uint8_t pu8Dst, uint8_t cShift, uint32_t pEFlags));
1213	typedef FNIEMAIMPLSHIFTU8 *PFNIEMAIMPLSHIFTU8;
1214	FNIEMAIMPLSHIFTU8 iemAImpl_rol_u8;
1215	FNIEMAIMPLSHIFTU8 iemAImpl_ror_u8;
1216	FNIEMAIMPLSHIFTU8 iemAImpl_rcl_u8;
1217	FNIEMAIMPLSHIFTU8 iemAImpl_rcr_u8;
1218	FNIEMAIMPLSHIFTU8 iemAImpl_shl_u8;
1219	FNIEMAIMPLSHIFTU8 iemAImpl_shr_u8;
1220	FNIEMAIMPLSHIFTU8 iemAImpl_sar_u8;
1221	/** @} */
1222
1223	/** @name Shift operations on words (Group 2).
1224	* @{ */
1225	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU16,(uint16_t pu16Dst, uint8_t cShift, uint32_t pEFlags));
1226	typedef FNIEMAIMPLSHIFTU16 *PFNIEMAIMPLSHIFTU16;
1227	FNIEMAIMPLSHIFTU16 iemAImpl_rol_u16;
1228	FNIEMAIMPLSHIFTU16 iemAImpl_ror_u16;
1229	FNIEMAIMPLSHIFTU16 iemAImpl_rcl_u16;
1230	FNIEMAIMPLSHIFTU16 iemAImpl_rcr_u16;
1231	FNIEMAIMPLSHIFTU16 iemAImpl_shl_u16;
1232	FNIEMAIMPLSHIFTU16 iemAImpl_shr_u16;
1233	FNIEMAIMPLSHIFTU16 iemAImpl_sar_u16;
1234	/** @} */
1235
1236	/** @name Shift operations on double words (Group 2).
1237	* @{ */
1238	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU32,(uint32_t pu32Dst, uint8_t cShift, uint32_t pEFlags));
1239	typedef FNIEMAIMPLSHIFTU32 *PFNIEMAIMPLSHIFTU32;
1240	FNIEMAIMPLSHIFTU32 iemAImpl_rol_u32;
1241	FNIEMAIMPLSHIFTU32 iemAImpl_ror_u32;
1242	FNIEMAIMPLSHIFTU32 iemAImpl_rcl_u32;
1243	FNIEMAIMPLSHIFTU32 iemAImpl_rcr_u32;
1244	FNIEMAIMPLSHIFTU32 iemAImpl_shl_u32;
1245	FNIEMAIMPLSHIFTU32 iemAImpl_shr_u32;
1246	FNIEMAIMPLSHIFTU32 iemAImpl_sar_u32;
1247	/** @} */
1248
1249	/** @name Shift operations on words (Group 2).
1250	* @{ */
1251	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU64,(uint64_t pu64Dst, uint8_t cShift, uint32_t pEFlags));
1252	typedef FNIEMAIMPLSHIFTU64 *PFNIEMAIMPLSHIFTU64;
1253	FNIEMAIMPLSHIFTU64 iemAImpl_rol_u64;
1254	FNIEMAIMPLSHIFTU64 iemAImpl_ror_u64;
1255	FNIEMAIMPLSHIFTU64 iemAImpl_rcl_u64;
1256	FNIEMAIMPLSHIFTU64 iemAImpl_rcr_u64;
1257	FNIEMAIMPLSHIFTU64 iemAImpl_shl_u64;
1258	FNIEMAIMPLSHIFTU64 iemAImpl_shr_u64;
1259	FNIEMAIMPLSHIFTU64 iemAImpl_sar_u64;
1260	/** @} */
1261
1262	/** @name Multiplication and division operations.
1263	* @{ */
1264	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU8,(uint16_t pu16AX, uint8_t u8FactorDivisor, uint32_t pEFlags));
1265	typedef FNIEMAIMPLMULDIVU8 *PFNIEMAIMPLMULDIVU8;
1266	FNIEMAIMPLMULDIVU8 iemAImpl_mul_u8, iemAImpl_imul_u8;
1267	FNIEMAIMPLMULDIVU8 iemAImpl_div_u8, iemAImpl_idiv_u8;
1268
1269	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU16,(uint16_t pu16AX, uint16_t pu16DX, uint16_t u16FactorDivisor, uint32_t *pEFlags));
1270	typedef FNIEMAIMPLMULDIVU16 *PFNIEMAIMPLMULDIVU16;
1271	FNIEMAIMPLMULDIVU16 iemAImpl_mul_u16, iemAImpl_imul_u16;
1272	FNIEMAIMPLMULDIVU16 iemAImpl_div_u16, iemAImpl_idiv_u16;
1273
1274	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU32,(uint32_t pu32EAX, uint32_t pu32EDX, uint32_t u32FactorDivisor, uint32_t *pEFlags));
1275	typedef FNIEMAIMPLMULDIVU32 *PFNIEMAIMPLMULDIVU32;
1276	FNIEMAIMPLMULDIVU32 iemAImpl_mul_u32, iemAImpl_imul_u32;
1277	FNIEMAIMPLMULDIVU32 iemAImpl_div_u32, iemAImpl_idiv_u32;
1278
1279	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU64,(uint64_t pu64RAX, uint64_t pu64RDX, uint64_t u64FactorDivisor, uint32_t *pEFlags));
1280	typedef FNIEMAIMPLMULDIVU64 *PFNIEMAIMPLMULDIVU64;
1281	FNIEMAIMPLMULDIVU64 iemAImpl_mul_u64, iemAImpl_imul_u64;
1282	FNIEMAIMPLMULDIVU64 iemAImpl_div_u64, iemAImpl_idiv_u64;
1283	/** @} */
1284
1285	/** @name Byte Swap.
1286	* @{ */
1287	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u16,(uint32_t pu32Dst)); / Yes, 32-bit register access. */
1288	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u32,(uint32_t *pu32Dst));
1289	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u64,(uint64_t *pu64Dst));
1290	/** @} */
1291
1292	/** @name Misc.
1293	* @{ */
1294	FNIEMAIMPLBINU16 iemAImpl_arpl;
1295	/** @} */
1296
1297
1298	/** @name FPU operations taking a 32-bit float argument
1299	* @{ */
1300	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1301	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1302	typedef FNIEMAIMPLFPUR32FSW *PFNIEMAIMPLFPUR32FSW;
1303
1304	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1305	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1306	typedef FNIEMAIMPLFPUR32 *PFNIEMAIMPLFPUR32;
1307
1308	FNIEMAIMPLFPUR32FSW iemAImpl_fcom_r80_by_r32;
1309	FNIEMAIMPLFPUR32 iemAImpl_fadd_r80_by_r32;
1310	FNIEMAIMPLFPUR32 iemAImpl_fmul_r80_by_r32;
1311	FNIEMAIMPLFPUR32 iemAImpl_fsub_r80_by_r32;
1312	FNIEMAIMPLFPUR32 iemAImpl_fsubr_r80_by_r32;
1313	FNIEMAIMPLFPUR32 iemAImpl_fdiv_r80_by_r32;
1314	FNIEMAIMPLFPUR32 iemAImpl_fdivr_r80_by_r32;
1315
1316	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT32U pr32Val));
1317	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1318	PRTFLOAT32U pr32Val, PCRTFLOAT80U pr80Val));
1319	/** @} */
1320
1321	/** @name FPU operations taking a 64-bit float argument
1322	* @{ */
1323	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1324	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1325	typedef FNIEMAIMPLFPUR64 *PFNIEMAIMPLFPUR64;
1326
1327	FNIEMAIMPLFPUR64 iemAImpl_fadd_r80_by_r64;
1328	FNIEMAIMPLFPUR64 iemAImpl_fmul_r80_by_r64;
1329	FNIEMAIMPLFPUR64 iemAImpl_fsub_r80_by_r64;
1330	FNIEMAIMPLFPUR64 iemAImpl_fsubr_r80_by_r64;
1331	FNIEMAIMPLFPUR64 iemAImpl_fdiv_r80_by_r64;
1332	FNIEMAIMPLFPUR64 iemAImpl_fdivr_r80_by_r64;
1333
1334	IEM_DECL_IMPL_DEF(void, iemAImpl_fcom_r80_by_r64,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1335	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1336	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT64U pr64Val));
1337	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1338	PRTFLOAT64U pr32Val, PCRTFLOAT80U pr80Val));
1339	/** @} */
1340
1341	/** @name FPU operations taking a 80-bit float argument
1342	* @{ */
1343	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1344	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1345	typedef FNIEMAIMPLFPUR80 *PFNIEMAIMPLFPUR80;
1346	FNIEMAIMPLFPUR80 iemAImpl_fadd_r80_by_r80;
1347	FNIEMAIMPLFPUR80 iemAImpl_fmul_r80_by_r80;
1348	FNIEMAIMPLFPUR80 iemAImpl_fsub_r80_by_r80;
1349	FNIEMAIMPLFPUR80 iemAImpl_fsubr_r80_by_r80;
1350	FNIEMAIMPLFPUR80 iemAImpl_fdiv_r80_by_r80;
1351	FNIEMAIMPLFPUR80 iemAImpl_fdivr_r80_by_r80;
1352	FNIEMAIMPLFPUR80 iemAImpl_fprem_r80_by_r80;
1353	FNIEMAIMPLFPUR80 iemAImpl_fprem1_r80_by_r80;
1354	FNIEMAIMPLFPUR80 iemAImpl_fscale_r80_by_r80;
1355
1356	FNIEMAIMPLFPUR80 iemAImpl_fpatan_r80_by_r80;
1357	FNIEMAIMPLFPUR80 iemAImpl_fyl2x_r80_by_r80;
1358	FNIEMAIMPLFPUR80 iemAImpl_fyl2xp1_r80_by_r80;
1359
1360	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1361	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1362	typedef FNIEMAIMPLFPUR80FSW *PFNIEMAIMPLFPUR80FSW;
1363	FNIEMAIMPLFPUR80FSW iemAImpl_fcom_r80_by_r80;
1364	FNIEMAIMPLFPUR80FSW iemAImpl_fucom_r80_by_r80;
1365
1366	typedef IEM_DECL_IMPL_TYPE(uint32_t, FNIEMAIMPLFPUR80EFL,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1367	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1368	typedef FNIEMAIMPLFPUR80EFL *PFNIEMAIMPLFPUR80EFL;
1369	FNIEMAIMPLFPUR80EFL iemAImpl_fcomi_r80_by_r80;
1370	FNIEMAIMPLFPUR80EFL iemAImpl_fucomi_r80_by_r80;
1371
1372	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARY,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1373	typedef FNIEMAIMPLFPUR80UNARY *PFNIEMAIMPLFPUR80UNARY;
1374	FNIEMAIMPLFPUR80UNARY iemAImpl_fabs_r80;
1375	FNIEMAIMPLFPUR80UNARY iemAImpl_fchs_r80;
1376	FNIEMAIMPLFPUR80UNARY iemAImpl_f2xm1_r80;
1377	FNIEMAIMPLFPUR80UNARY iemAImpl_fsqrt_r80;
1378	FNIEMAIMPLFPUR80UNARY iemAImpl_frndint_r80;
1379	FNIEMAIMPLFPUR80UNARY iemAImpl_fsin_r80;
1380	FNIEMAIMPLFPUR80UNARY iemAImpl_fcos_r80;
1381
1382	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYFSW,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw, PCRTFLOAT80U pr80Val));
1383	typedef FNIEMAIMPLFPUR80UNARYFSW *PFNIEMAIMPLFPUR80UNARYFSW;
1384	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_ftst_r80;
1385	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_fxam_r80;
1386
1387	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80LDCONST,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes));
1388	typedef FNIEMAIMPLFPUR80LDCONST *PFNIEMAIMPLFPUR80LDCONST;
1389	FNIEMAIMPLFPUR80LDCONST iemAImpl_fld1;
1390	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2t;
1391	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2e;
1392	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldpi;
1393	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldlg2;
1394	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldln2;
1395	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldz;
1396
1397	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYTWO,(PCX86FXSTATE pFpuState, PIEMFPURESULTTWO pFpuResTwo,
1398	PCRTFLOAT80U pr80Val));
1399	typedef FNIEMAIMPLFPUR80UNARYTWO *PFNIEMAIMPLFPUR80UNARYTWO;
1400	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fptan_r80_r80;
1401	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fxtract_r80_r80;
1402	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fsincos_r80_r80;
1403
1404	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r80_from_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1405	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r80,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1406	PRTFLOAT80U pr80Dst, PCRTFLOAT80U pr80Src));
1407
1408	/** @} */
1409
1410	/** @name FPU operations taking a 16-bit signed integer argument
1411	* @{ */
1412	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI16,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1413	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1414	typedef FNIEMAIMPLFPUI16 *PFNIEMAIMPLFPUI16;
1415
1416	FNIEMAIMPLFPUI16 iemAImpl_fiadd_r80_by_i16;
1417	FNIEMAIMPLFPUI16 iemAImpl_fimul_r80_by_i16;
1418	FNIEMAIMPLFPUI16 iemAImpl_fisub_r80_by_i16;
1419	FNIEMAIMPLFPUI16 iemAImpl_fisubr_r80_by_i16;
1420	FNIEMAIMPLFPUI16 iemAImpl_fidiv_r80_by_i16;
1421	FNIEMAIMPLFPUI16 iemAImpl_fidivr_r80_by_i16;
1422
1423	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1424	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1425
1426	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i16_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int16_t const *pi16Val));
1427	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1428	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1429	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1430	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1431	/** @} */
1432
1433	/** @name FPU operations taking a 32-bit signed integer argument
1434	* @{ */
1435	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1436	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1437	typedef FNIEMAIMPLFPUI32 *PFNIEMAIMPLFPUI32;
1438
1439	FNIEMAIMPLFPUI32 iemAImpl_fiadd_r80_by_i32;
1440	FNIEMAIMPLFPUI32 iemAImpl_fimul_r80_by_i32;
1441	FNIEMAIMPLFPUI32 iemAImpl_fisub_r80_by_i32;
1442	FNIEMAIMPLFPUI32 iemAImpl_fisubr_r80_by_i32;
1443	FNIEMAIMPLFPUI32 iemAImpl_fidiv_r80_by_i32;
1444	FNIEMAIMPLFPUI32 iemAImpl_fidivr_r80_by_i32;
1445
1446	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1447	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1448
1449	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int32_t const *pi32Val));
1450	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1451	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1452	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1453	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1454	/** @} */
1455
1456	/** @name FPU operations taking a 64-bit signed integer argument
1457	* @{ */
1458	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1459	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1460	typedef FNIEMAIMPLFPUI64 *PFNIEMAIMPLFPUI64;
1461
1462	FNIEMAIMPLFPUI64 iemAImpl_fiadd_r80_by_i64;
1463	FNIEMAIMPLFPUI64 iemAImpl_fimul_r80_by_i64;
1464	FNIEMAIMPLFPUI64 iemAImpl_fisub_r80_by_i64;
1465	FNIEMAIMPLFPUI64 iemAImpl_fisubr_r80_by_i64;
1466	FNIEMAIMPLFPUI64 iemAImpl_fidiv_r80_by_i64;
1467	FNIEMAIMPLFPUI64 iemAImpl_fidivr_r80_by_i64;
1468
1469	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1470	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1471
1472	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int64_t const *pi64Val));
1473	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1474	int64_t *pi64Val, PCRTFLOAT80U pr80Val));
1475	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1476	int64_t *pi32Val, PCRTFLOAT80U pr80Val));
1477	/** @} */
1478
1479
1480	/** Temporary type representing a 256-bit vector register. */
1481	typedef struct {uint64_t au64[4]; } IEMVMM256;
1482	/** Temporary type pointing to a 256-bit vector register. */
1483	typedef IEMVMM256 *PIEMVMM256;
1484	/** Temporary type pointing to a const 256-bit vector register. */
1485	typedef IEMVMM256 *PCIEMVMM256;
1486
1487
1488	/** @name Media (SSE/MMX/AVX) operations: full1 + full2 -> full1.
1489	* @{ */
1490	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1491	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF2U64;
1492	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint128_t const pu128Src));
1493	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF2U128;
1494	FNIEMAIMPLMEDIAF2U64 iemAImpl_pxor_u64, iemAImpl_pcmpeqb_u64, iemAImpl_pcmpeqw_u64, iemAImpl_pcmpeqd_u64;
1495	FNIEMAIMPLMEDIAF2U128 iemAImpl_pxor_u128, iemAImpl_pcmpeqb_u128, iemAImpl_pcmpeqw_u128, iemAImpl_pcmpeqd_u128;
1496	/** @} */
1497
1498	/** @name Media (SSE/MMX/AVX) operations: lowhalf1 + lowhalf1 -> full1.
1499	* @{ */
1500	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint32_t const pu32Src));
1501	typedef FNIEMAIMPLMEDIAF1L1U64 *PFNIEMAIMPLMEDIAF1L1U64;
1502	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint64_t const pu64Src));
1503	typedef FNIEMAIMPLMEDIAF1L1U128 *PFNIEMAIMPLMEDIAF1L1U128;
1504	FNIEMAIMPLMEDIAF1L1U64 iemAImpl_punpcklbw_u64, iemAImpl_punpcklwd_u64, iemAImpl_punpckldq_u64;
1505	FNIEMAIMPLMEDIAF1L1U128 iemAImpl_punpcklbw_u128, iemAImpl_punpcklwd_u128, iemAImpl_punpckldq_u128, iemAImpl_punpcklqdq_u128;
1506	/** @} */
1507
1508	/** @name Media (SSE/MMX/AVX) operations: hihalf1 + hihalf2 -> full1.
1509	* @{ */
1510	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1511	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF1H1U64;
1512	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint128_t const pu128Src));
1513	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF1H1U128;
1514	FNIEMAIMPLMEDIAF1H1U64 iemAImpl_punpckhbw_u64, iemAImpl_punpckhwd_u64, iemAImpl_punpckhdq_u64;
1515	FNIEMAIMPLMEDIAF1H1U128 iemAImpl_punpckhbw_u128, iemAImpl_punpckhwd_u128, iemAImpl_punpckhdq_u128, iemAImpl_punpckhqdq_u128;
1516	/** @} */
1517
1518	/** @name Media (SSE/MMX/AVX) operation: Packed Shuffle Stuff (evil)
1519	* @{ */
1520	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAPSHUF,(PCX86FXSTATE pFpuState, uint128_t *pu128Dst,
1521	uint128_t const *pu128Src, uint8_t bEvil));
1522	typedef FNIEMAIMPLMEDIAPSHUF *PFNIEMAIMPLMEDIAPSHUF;
1523	FNIEMAIMPLMEDIAPSHUF iemAImpl_pshufhw, iemAImpl_pshuflw, iemAImpl_pshufd;
1524	IEM_DECL_IMPL_DEF(void, iemAImpl_pshufw,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src, uint8_t bEvil));
1525	/** @} */
1526
1527	/** @name Media (SSE/MMX/AVX) operation: Move Byte Mask
1528	* @{ */
1529	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1530	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u128,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint128_t const pu128Src));
1531	/** @} */
1532
1533
1534
1535	/** @name Function tables.
1536	* @{
1537	*/
1538
1539	/**
1540	* Function table for a binary operator providing implementation based on
1541	* operand size.
1542	*/
1543	typedef struct IEMOPBINSIZES
1544	{
1545	PFNIEMAIMPLBINU8 pfnNormalU8, pfnLockedU8;
1546	PFNIEMAIMPLBINU16 pfnNormalU16, pfnLockedU16;
1547	PFNIEMAIMPLBINU32 pfnNormalU32, pfnLockedU32;
1548	PFNIEMAIMPLBINU64 pfnNormalU64, pfnLockedU64;
1549	} IEMOPBINSIZES;
1550	/** Pointer to a binary operator function table. */
1551	typedef IEMOPBINSIZES const *PCIEMOPBINSIZES;
1552
1553
1554	/**
1555	* Function table for a unary operator providing implementation based on
1556	* operand size.
1557	*/
1558	typedef struct IEMOPUNARYSIZES
1559	{
1560	PFNIEMAIMPLUNARYU8 pfnNormalU8, pfnLockedU8;
1561	PFNIEMAIMPLUNARYU16 pfnNormalU16, pfnLockedU16;
1562	PFNIEMAIMPLUNARYU32 pfnNormalU32, pfnLockedU32;
1563	PFNIEMAIMPLUNARYU64 pfnNormalU64, pfnLockedU64;
1564	} IEMOPUNARYSIZES;
1565	/** Pointer to a unary operator function table. */
1566	typedef IEMOPUNARYSIZES const *PCIEMOPUNARYSIZES;
1567
1568
1569	/**
1570	* Function table for a shift operator providing implementation based on
1571	* operand size.
1572	*/
1573	typedef struct IEMOPSHIFTSIZES
1574	{
1575	PFNIEMAIMPLSHIFTU8 pfnNormalU8;
1576	PFNIEMAIMPLSHIFTU16 pfnNormalU16;
1577	PFNIEMAIMPLSHIFTU32 pfnNormalU32;
1578	PFNIEMAIMPLSHIFTU64 pfnNormalU64;
1579	} IEMOPSHIFTSIZES;
1580	/** Pointer to a shift operator function table. */
1581	typedef IEMOPSHIFTSIZES const *PCIEMOPSHIFTSIZES;
1582
1583
1584	/**
1585	* Function table for a multiplication or division operation.
1586	*/
1587	typedef struct IEMOPMULDIVSIZES
1588	{
1589	PFNIEMAIMPLMULDIVU8 pfnU8;
1590	PFNIEMAIMPLMULDIVU16 pfnU16;
1591	PFNIEMAIMPLMULDIVU32 pfnU32;
1592	PFNIEMAIMPLMULDIVU64 pfnU64;
1593	} IEMOPMULDIVSIZES;
1594	/** Pointer to a multiplication or division operation function table. */
1595	typedef IEMOPMULDIVSIZES const *PCIEMOPMULDIVSIZES;
1596
1597
1598	/**
1599	* Function table for a double precision shift operator providing implementation
1600	* based on operand size.
1601	*/
1602	typedef struct IEMOPSHIFTDBLSIZES
1603	{
1604	PFNIEMAIMPLSHIFTDBLU16 pfnNormalU16;
1605	PFNIEMAIMPLSHIFTDBLU32 pfnNormalU32;
1606	PFNIEMAIMPLSHIFTDBLU64 pfnNormalU64;
1607	} IEMOPSHIFTDBLSIZES;
1608	/** Pointer to a double precision shift function table. */
1609	typedef IEMOPSHIFTDBLSIZES const *PCIEMOPSHIFTDBLSIZES;
1610
1611
1612	/**
1613	* Function table for media instruction taking two full sized media registers,
1614	* optionally the 2nd being a memory reference (only modifying the first op.)
1615	*/
1616	typedef struct IEMOPMEDIAF2
1617	{
1618	PFNIEMAIMPLMEDIAF2U64 pfnU64;
1619	PFNIEMAIMPLMEDIAF2U128 pfnU128;
1620	} IEMOPMEDIAF2;
1621	/** Pointer to a media operation function table for full sized ops. */
1622	typedef IEMOPMEDIAF2 const *PCIEMOPMEDIAF2;
1623
1624	/**
1625	* Function table for media instruction taking taking one full and one lower
1626	* half media register.
1627	*/
1628	typedef struct IEMOPMEDIAF1L1
1629	{
1630	PFNIEMAIMPLMEDIAF1L1U64 pfnU64;
1631	PFNIEMAIMPLMEDIAF1L1U128 pfnU128;
1632	} IEMOPMEDIAF1L1;
1633	/** Pointer to a media operation function table for lowhalf+lowhalf -> full. */
1634	typedef IEMOPMEDIAF1L1 const *PCIEMOPMEDIAF1L1;
1635
1636	/**
1637	* Function table for media instruction taking taking one full and one high half
1638	* media register.
1639	*/
1640	typedef struct IEMOPMEDIAF1H1
1641	{
1642	PFNIEMAIMPLMEDIAF1H1U64 pfnU64;
1643	PFNIEMAIMPLMEDIAF1H1U128 pfnU128;
1644	} IEMOPMEDIAF1H1;
1645	/** Pointer to a media operation function table for hihalf+hihalf -> full. */
1646	typedef IEMOPMEDIAF1H1 const *PCIEMOPMEDIAF1H1;
1647
1648
1649	/** @} */
1650
1651
1652	/** @name C instruction implementations for anything slightly complicated.
1653	* @{ */
1654
1655	/**
1656	* For typedef'ing or declaring a C instruction implementation function taking
1657	* no extra arguments.
1658	*
1659	* @param a_Name The name of the type.
1660	*/
1661	# define IEM_CIMPL_DECL_TYPE_0(a_Name) \
1662	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr))
1663	/**
1664	* For defining a C instruction implementation function taking no extra
1665	* arguments.
1666	*
1667	* @param a_Name The name of the function
1668	*/
1669	# define IEM_CIMPL_DEF_0(a_Name) \
1670	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr))
1671	/**
1672	* For calling a C instruction implementation function taking no extra
1673	* arguments.
1674	*
1675	* This special call macro adds default arguments to the call and allow us to
1676	* change these later.
1677	*
1678	* @param a_fn The name of the function.
1679	*/
1680	# define IEM_CIMPL_CALL_0(a_fn) a_fn(pVCpu, cbInstr)
1681
1682	/**
1683	* For typedef'ing or declaring a C instruction implementation function taking
1684	* one extra argument.
1685	*
1686	* @param a_Name The name of the type.
1687	* @param a_Type0 The argument type.
1688	* @param a_Arg0 The argument name.
1689	*/
1690	# define IEM_CIMPL_DECL_TYPE_1(a_Name, a_Type0, a_Arg0) \
1691	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1692	/**
1693	* For defining a C instruction implementation function taking one extra
1694	* argument.
1695	*
1696	* @param a_Name The name of the function
1697	* @param a_Type0 The argument type.
1698	* @param a_Arg0 The argument name.
1699	*/
1700	# define IEM_CIMPL_DEF_1(a_Name, a_Type0, a_Arg0) \
1701	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1702	/**
1703	* For calling a C instruction implementation function taking one extra
1704	* argument.
1705	*
1706	* This special call macro adds default arguments to the call and allow us to
1707	* change these later.
1708	*
1709	* @param a_fn The name of the function.
1710	* @param a0 The name of the 1st argument.
1711	*/
1712	# define IEM_CIMPL_CALL_1(a_fn, a0) a_fn(pVCpu, cbInstr, (a0))
1713
1714	/**
1715	* For typedef'ing or declaring a C instruction implementation function taking
1716	* two extra arguments.
1717	*
1718	* @param a_Name The name of the type.
1719	* @param a_Type0 The type of the 1st argument
1720	* @param a_Arg0 The name of the 1st argument.
1721	* @param a_Type1 The type of the 2nd argument.
1722	* @param a_Arg1 The name of the 2nd argument.
1723	*/
1724	# define IEM_CIMPL_DECL_TYPE_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1725	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1726	/**
1727	* For defining a C instruction implementation function taking two extra
1728	* arguments.
1729	*
1730	* @param a_Name The name of the function.
1731	* @param a_Type0 The type of the 1st argument
1732	* @param a_Arg0 The name of the 1st argument.
1733	* @param a_Type1 The type of the 2nd argument.
1734	* @param a_Arg1 The name of the 2nd argument.
1735	*/
1736	# define IEM_CIMPL_DEF_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1737	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1738	/**
1739	* For calling a C instruction implementation function taking two extra
1740	* arguments.
1741	*
1742	* This special call macro adds default arguments to the call and allow us to
1743	* change these later.
1744	*
1745	* @param a_fn The name of the function.
1746	* @param a0 The name of the 1st argument.
1747	* @param a1 The name of the 2nd argument.
1748	*/
1749	# define IEM_CIMPL_CALL_2(a_fn, a0, a1) a_fn(pVCpu, cbInstr, (a0), (a1))
1750
1751	/**
1752	* For typedef'ing or declaring a C instruction implementation function taking
1753	* three extra arguments.
1754	*
1755	* @param a_Name The name of the type.
1756	* @param a_Type0 The type of the 1st argument
1757	* @param a_Arg0 The name of the 1st argument.
1758	* @param a_Type1 The type of the 2nd argument.
1759	* @param a_Arg1 The name of the 2nd argument.
1760	* @param a_Type2 The type of the 3rd argument.
1761	* @param a_Arg2 The name of the 3rd argument.
1762	*/
1763	# define IEM_CIMPL_DECL_TYPE_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1764	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1765	/**
1766	* For defining a C instruction implementation function taking three extra
1767	* arguments.
1768	*
1769	* @param a_Name The name of the function.
1770	* @param a_Type0 The type of the 1st argument
1771	* @param a_Arg0 The name of the 1st argument.
1772	* @param a_Type1 The type of the 2nd argument.
1773	* @param a_Arg1 The name of the 2nd argument.
1774	* @param a_Type2 The type of the 3rd argument.
1775	* @param a_Arg2 The name of the 3rd argument.
1776	*/
1777	# define IEM_CIMPL_DEF_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1778	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1779	/**
1780	* For calling a C instruction implementation function taking three extra
1781	* arguments.
1782	*
1783	* This special call macro adds default arguments to the call and allow us to
1784	* change these later.
1785	*
1786	* @param a_fn The name of the function.
1787	* @param a0 The name of the 1st argument.
1788	* @param a1 The name of the 2nd argument.
1789	* @param a2 The name of the 3rd argument.
1790	*/
1791	# define IEM_CIMPL_CALL_3(a_fn, a0, a1, a2) a_fn(pVCpu, cbInstr, (a0), (a1), (a2))
1792
1793
1794	/**
1795	* For typedef'ing or declaring a C instruction implementation function taking
1796	* four extra arguments.
1797	*
1798	* @param a_Name The name of the type.
1799	* @param a_Type0 The type of the 1st argument
1800	* @param a_Arg0 The name of the 1st argument.
1801	* @param a_Type1 The type of the 2nd argument.
1802	* @param a_Arg1 The name of the 2nd argument.
1803	* @param a_Type2 The type of the 3rd argument.
1804	* @param a_Arg2 The name of the 3rd argument.
1805	* @param a_Type3 The type of the 4th argument.
1806	* @param a_Arg3 The name of the 4th argument.
1807	*/
1808	# define IEM_CIMPL_DECL_TYPE_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1809	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, a_Type3 a_Arg3))
1810	/**
1811	* For defining a C instruction implementation function taking four extra
1812	* arguments.
1813	*
1814	* @param a_Name The name of the function.
1815	* @param a_Type0 The type of the 1st argument
1816	* @param a_Arg0 The name of the 1st argument.
1817	* @param a_Type1 The type of the 2nd argument.
1818	* @param a_Arg1 The name of the 2nd argument.
1819	* @param a_Type2 The type of the 3rd argument.
1820	* @param a_Arg2 The name of the 3rd argument.
1821	* @param a_Type3 The type of the 4th argument.
1822	* @param a_Arg3 The name of the 4th argument.
1823	*/
1824	# define IEM_CIMPL_DEF_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1825	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, \
1826	a_Type2 a_Arg2, a_Type3 a_Arg3))
1827	/**
1828	* For calling a C instruction implementation function taking four extra
1829	* arguments.
1830	*
1831	* This special call macro adds default arguments to the call and allow us to
1832	* change these later.
1833	*
1834	* @param a_fn The name of the function.
1835	* @param a0 The name of the 1st argument.
1836	* @param a1 The name of the 2nd argument.
1837	* @param a2 The name of the 3rd argument.
1838	* @param a3 The name of the 4th argument.
1839	*/
1840	# define IEM_CIMPL_CALL_4(a_fn, a0, a1, a2, a3) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3))
1841
1842
1843	/**
1844	* For typedef'ing or declaring a C instruction implementation function taking
1845	* five extra arguments.
1846	*
1847	* @param a_Name The name of the type.
1848	* @param a_Type0 The type of the 1st argument
1849	* @param a_Arg0 The name of the 1st argument.
1850	* @param a_Type1 The type of the 2nd argument.
1851	* @param a_Arg1 The name of the 2nd argument.
1852	* @param a_Type2 The type of the 3rd argument.
1853	* @param a_Arg2 The name of the 3rd argument.
1854	* @param a_Type3 The type of the 4th argument.
1855	* @param a_Arg3 The name of the 4th argument.
1856	* @param a_Type4 The type of the 5th argument.
1857	* @param a_Arg4 The name of the 5th argument.
1858	*/
1859	# define IEM_CIMPL_DECL_TYPE_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1860	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, \
1861	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1862	a_Type3 a_Arg3, a_Type4 a_Arg4))
1863	/**
1864	* For defining a C instruction implementation function taking five extra
1865	* arguments.
1866	*
1867	* @param a_Name The name of the function.
1868	* @param a_Type0 The type of the 1st argument
1869	* @param a_Arg0 The name of the 1st argument.
1870	* @param a_Type1 The type of the 2nd argument.
1871	* @param a_Arg1 The name of the 2nd argument.
1872	* @param a_Type2 The type of the 3rd argument.
1873	* @param a_Arg2 The name of the 3rd argument.
1874	* @param a_Type3 The type of the 4th argument.
1875	* @param a_Arg3 The name of the 4th argument.
1876	* @param a_Type4 The type of the 5th argument.
1877	* @param a_Arg4 The name of the 5th argument.
1878	*/
1879	# define IEM_CIMPL_DEF_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1880	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPU pVCpu, uint8_t cbInstr, \
1881	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1882	a_Type3 a_Arg3, a_Type4 a_Arg4))
1883	/**
1884	* For calling a C instruction implementation function taking five extra
1885	* arguments.
1886	*
1887	* This special call macro adds default arguments to the call and allow us to
1888	* change these later.
1889	*
1890	* @param a_fn The name of the function.
1891	* @param a0 The name of the 1st argument.
1892	* @param a1 The name of the 2nd argument.
1893	* @param a2 The name of the 3rd argument.
1894	* @param a3 The name of the 4th argument.
1895	* @param a4 The name of the 5th argument.
1896	*/
1897	# define IEM_CIMPL_CALL_5(a_fn, a0, a1, a2, a3, a4) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3), (a4))
1898
1899	/** @} */
1900
1901
1902	/** @} */
1903
1904	RT_C_DECLS_END
1905
1906	#endif
1907

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/include/IEMInternal.h@ 65764

Download in other formats: