IEMInternal.h@ 92780

Last change on this file since 92780 was 92685, checked in by vboxsync, 3 years ago
VMM: Nested VMX: bugref:10092 Started with constructing EPT-violation VM-exit for iemInitDecoderAndPrefetchOpcodes.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 82.1 KB

Line
1	/* $Id: IEMInternal.h 92685 2021-12-02 05:59:39Z vboxsync $ */
2	/** @file
3	* IEM - Internal header file.
4	*/
5
6	/*
7	* Copyright (C) 2011-2020 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	#ifndef VMM_INCLUDED_SRC_include_IEMInternal_h
19	#define VMM_INCLUDED_SRC_include_IEMInternal_h
20	#ifndef RT_WITHOUT_PRAGMA_ONCE
21	# pragma once
22	#endif
23
24	#include <VBox/vmm/cpum.h>
25	#include <VBox/vmm/iem.h>
26	#include <VBox/vmm/pgm.h>
27	#include <VBox/vmm/stam.h>
28	#include <VBox/param.h>
29
30	#include <setjmp.h>
31
32
33	RT_C_DECLS_BEGIN
34
35
36	/** @defgroup grp_iem_int Internals
37	* @ingroup grp_iem
38	* @internal
39	* @{
40	*/
41
42	/** For expanding symbol in slickedit and other products tagging and
43	* crossreferencing IEM symbols. */
44	#ifndef IEM_STATIC
45	# define IEM_STATIC static
46	#endif
47
48	/** @def IEM_WITH_3DNOW
49	* Includes the 3DNow decoding. */
50	#define IEM_WITH_3DNOW
51
52	/** @def IEM_WITH_THREE_0F_38
53	* Includes the three byte opcode map for instrs starting with 0x0f 0x38. */
54	#define IEM_WITH_THREE_0F_38
55
56	/** @def IEM_WITH_THREE_0F_3A
57	* Includes the three byte opcode map for instrs starting with 0x0f 0x38. */
58	#define IEM_WITH_THREE_0F_3A
59
60	/** @def IEM_WITH_VEX
61	* Includes the VEX decoding. */
62	#define IEM_WITH_VEX
63
64	/** @def IEM_CFG_TARGET_CPU
65	* The minimum target CPU for the IEM emulation (IEMTARGETCPU_XXX value).
66	*
67	* By default we allow this to be configured by the user via the
68	* CPUM/GuestCpuName config string, but this comes at a slight cost during
69	* decoding. So, for applications of this code where there is no need to
70	* be dynamic wrt target CPU, just modify this define.
71	*/
72	#if !defined(IEM_CFG_TARGET_CPU) \|\| defined(DOXYGEN_RUNNING)
73	# define IEM_CFG_TARGET_CPU IEMTARGETCPU_DYNAMIC
74	#endif
75
76
77	//#define IEM_WITH_CODE_TLB// - work in progress
78
79
80	#if !defined(IN_TSTVMSTRUCT) && !defined(DOXYGEN_RUNNING)
81	/** Instruction statistics. */
82	typedef struct IEMINSTRSTATS
83	{
84	# define IEM_DO_INSTR_STAT(a_Name, a_szDesc) uint32_t a_Name;
85	# include "IEMInstructionStatisticsTmpl.h"
86	# undef IEM_DO_INSTR_STAT
87	} IEMINSTRSTATS;
88	#else
89	struct IEMINSTRSTATS;
90	typedef struct IEMINSTRSTATS IEMINSTRSTATS;
91	#endif
92	/** Pointer to IEM instruction statistics. */
93	typedef IEMINSTRSTATS *PIEMINSTRSTATS;
94
95	/** Finish and move to types.h */
96	typedef union
97	{
98	uint32_t u32;
99	} RTFLOAT32U;
100	typedef RTFLOAT32U *PRTFLOAT32U;
101	typedef RTFLOAT32U const *PCRTFLOAT32U;
102
103
104	/**
105	* Extended operand mode that includes a representation of 8-bit.
106	*
107	* This is used for packing down modes when invoking some C instruction
108	* implementations.
109	*/
110	typedef enum IEMMODEX
111	{
112	IEMMODEX_16BIT = IEMMODE_16BIT,
113	IEMMODEX_32BIT = IEMMODE_32BIT,
114	IEMMODEX_64BIT = IEMMODE_64BIT,
115	IEMMODEX_8BIT
116	} IEMMODEX;
117	AssertCompileSize(IEMMODEX, 4);
118
119
120	/**
121	* Branch types.
122	*/
123	typedef enum IEMBRANCH
124	{
125	IEMBRANCH_JUMP = 1,
126	IEMBRANCH_CALL,
127	IEMBRANCH_TRAP,
128	IEMBRANCH_SOFTWARE_INT,
129	IEMBRANCH_HARDWARE_INT
130	} IEMBRANCH;
131	AssertCompileSize(IEMBRANCH, 4);
132
133
134	/**
135	* INT instruction types.
136	*/
137	typedef enum IEMINT
138	{
139	/** INT n instruction (opcode 0xcd imm). */
140	IEMINT_INTN = 0,
141	/** Single byte INT3 instruction (opcode 0xcc). */
142	IEMINT_INT3 = IEM_XCPT_FLAGS_BP_INSTR,
143	/** Single byte INTO instruction (opcode 0xce). */
144	IEMINT_INTO = IEM_XCPT_FLAGS_OF_INSTR,
145	/** Single byte INT1 (ICEBP) instruction (opcode 0xf1). */
146	IEMINT_INT1 = IEM_XCPT_FLAGS_ICEBP_INSTR
147	} IEMINT;
148	AssertCompileSize(IEMINT, 4);
149
150
151	/**
152	* A FPU result.
153	*/
154	typedef struct IEMFPURESULT
155	{
156	/** The output value. */
157	RTFLOAT80U r80Result;
158	/** The output status. */
159	uint16_t FSW;
160	} IEMFPURESULT;
161	AssertCompileMemberOffset(IEMFPURESULT, FSW, 10);
162	/** Pointer to a FPU result. */
163	typedef IEMFPURESULT *PIEMFPURESULT;
164	/** Pointer to a const FPU result. */
165	typedef IEMFPURESULT const *PCIEMFPURESULT;
166
167
168	/**
169	* A FPU result consisting of two output values and FSW.
170	*/
171	typedef struct IEMFPURESULTTWO
172	{
173	/** The first output value. */
174	RTFLOAT80U r80Result1;
175	/** The output status. */
176	uint16_t FSW;
177	/** The second output value. */
178	RTFLOAT80U r80Result2;
179	} IEMFPURESULTTWO;
180	AssertCompileMemberOffset(IEMFPURESULTTWO, FSW, 10);
181	AssertCompileMemberOffset(IEMFPURESULTTWO, r80Result2, 12);
182	/** Pointer to a FPU result consisting of two output values and FSW. */
183	typedef IEMFPURESULTTWO *PIEMFPURESULTTWO;
184	/** Pointer to a const FPU result consisting of two output values and FSW. */
185	typedef IEMFPURESULTTWO const *PCIEMFPURESULTTWO;
186
187
188	/**
189	* IEM TLB entry.
190	*
191	* Lookup assembly:
192	* @code{.asm}
193	; Calculate tag.
194	mov rax, [VA]
195	shl rax, 16
196	shr rax, 16 + X86_PAGE_SHIFT
197	or rax, [uTlbRevision]
198
199	; Do indexing.
200	movzx ecx, al
201	lea rcx, [pTlbEntries + rcx]
202
203	; Check tag.
204	cmp [rcx + IEMTLBENTRY.uTag], rax
205	jne .TlbMiss
206
207	; Check access.
208	movsx rax, ACCESS_FLAGS \| MAPPING_R3_NOT_VALID \| 0xffffff00
209	and rax, [rcx + IEMTLBENTRY.fFlagsAndPhysRev]
210	cmp rax, [uTlbPhysRev]
211	jne .TlbMiss
212
213	; Calc address and we're done.
214	mov eax, X86_PAGE_OFFSET_MASK
215	and eax, [VA]
216	or rax, [rcx + IEMTLBENTRY.pMappingR3]
217	%ifdef VBOX_WITH_STATISTICS
218	inc qword [cTlbHits]
219	%endif
220	jmp .Done
221
222	.TlbMiss:
223	mov r8d, ACCESS_FLAGS
224	mov rdx, [VA]
225	mov rcx, [pVCpu]
226	call iemTlbTypeMiss
227	.Done:
228
229	@endcode
230	*
231	*/
232	typedef struct IEMTLBENTRY
233	{
234	/** The TLB entry tag.
235	* Bits 35 thru 0 are made up of the virtual address shifted right 12 bits.
236	* Bits 63 thru 36 are made up of the TLB revision (zero means invalid).
237	*
238	* The TLB lookup code uses the current TLB revision, which won't ever be zero,
239	* enabling an extremely cheap TLB invalidation most of the time. When the TLB
240	* revision wraps around though, the tags needs to be zeroed.
241	*
242	* @note Try use SHRD instruction? After seeing
243	* https://gmplib.org/~tege/x86-timing.pdf, maybe not.
244	*/
245	uint64_t uTag;
246	/** Access flags and physical TLB revision.
247	*
248	* - Bit 0 - page tables - not executable (X86_PTE_PAE_NX).
249	* - Bit 1 - page tables - not writable (complemented X86_PTE_RW).
250	* - Bit 2 - page tables - not user (complemented X86_PTE_US).
251	* - Bit 3 - pgm phys/virt - not directly writable.
252	* - Bit 4 - pgm phys page - not directly readable.
253	* - Bit 5 - currently unused.
254	* - Bit 6 - page tables - not dirty (complemented X86_PTE_D).
255	* - Bit 7 - tlb entry - pMappingR3 member not valid.
256	* - Bits 63 thru 8 are used for the physical TLB revision number.
257	*
258	* We're using complemented bit meanings here because it makes it easy to check
259	* whether special action is required. For instance a user mode write access
260	* would do a "TEST fFlags, (X86_PTE_RW \| X86_PTE_US \| X86_PTE_D)" and a
261	* non-zero result would mean special handling needed because either it wasn't
262	* writable, or it wasn't user, or the page wasn't dirty. A user mode read
263	* access would do "TEST fFlags, X86_PTE_US"; and a kernel mode read wouldn't
264	* need to check any PTE flag.
265	*/
266	uint64_t fFlagsAndPhysRev;
267	/** The guest physical page address. */
268	uint64_t GCPhys;
269	/** Pointer to the ring-3 mapping (possibly also valid in ring-0). */
270	R3PTRTYPE(uint8_t *) pbMappingR3;
271	#if HC_ARCH_BITS == 32
272	uint32_t u32Padding1;
273	#endif
274	} IEMTLBENTRY;
275	AssertCompileSize(IEMTLBENTRY, 32);
276	/** Pointer to an IEM TLB entry. */
277	typedef IEMTLBENTRY *PIEMTLBENTRY;
278
279	/** @name IEMTLBE_F_XXX - TLB entry flags (IEMTLBENTRY::fFlagsAndPhysRev)
280	* @{ */
281	#define IEMTLBE_F_PT_NO_EXEC RT_BIT_64(0) /*< Page tables: Not executable. /
282	#define IEMTLBE_F_PT_NO_WRITE RT_BIT_64(1) /*< Page tables: Not writable. /
283	#define IEMTLBE_F_PT_NO_USER RT_BIT_64(2) /*< Page tables: Not user accessible (supervisor only). /
284	#define IEMTLBE_F_PG_NO_WRITE RT_BIT_64(3) /*< Phys page: Not writable (access handler, ROM, whatever). /
285	#define IEMTLBE_F_PG_NO_READ RT_BIT_64(4) /*< Phys page: Not readable (MMIO / access handler, ROM) /
286	#define IEMTLBE_F_PT_NO_DIRTY RT_BIT_64(5) /*< Page tables: Not dirty (needs to be made dirty on write). /
287	#define IEMTLBE_F_NO_MAPPINGR3 RT_BIT_64(6) /*< TLB entry: The IEMTLBENTRY::pMappingR3 member is invalid. /
288	#define IEMTLBE_F_PHYS_REV UINT64_C(0xffffffffffffff00) /*< Physical revision mask. /
289	/** @} */
290
291
292	/**
293	* An IEM TLB.
294	*
295	* We've got two of these, one for data and one for instructions.
296	*/
297	typedef struct IEMTLB
298	{
299	/** The TLB entries.
300	* We've choosen 256 because that way we can obtain the result directly from a
301	* 8-bit register without an additional AND instruction. */
302	IEMTLBENTRY aEntries[256];
303	/** The TLB revision.
304	* This is actually only 28 bits wide (see IEMTLBENTRY::uTag) and is incremented
305	* by adding RT_BIT_64(36) to it. When it wraps around and becomes zero, all
306	* the tags in the TLB must be zeroed and the revision set to RT_BIT_64(36).
307	* (The revision zero indicates an invalid TLB entry.)
308	*
309	* The initial value is choosen to cause an early wraparound. */
310	uint64_t uTlbRevision;
311	/** The TLB physical address revision - shadow of PGM variable.
312	*
313	* This is actually only 56 bits wide (see IEMTLBENTRY::fFlagsAndPhysRev) and is
314	* incremented by adding RT_BIT_64(8). When it wraps around and becomes zero,
315	* a rendezvous is called and each CPU wipe the IEMTLBENTRY::pMappingR3 as well
316	* as IEMTLBENTRY::fFlagsAndPhysRev bits 63 thru 8, 4, and 3.
317	*
318	* The initial value is choosen to cause an early wraparound. */
319	uint64_t volatile uTlbPhysRev;
320
321	/* Statistics: */
322
323	/** TLB hits (VBOX_WITH_STATISTICS only). */
324	uint64_t cTlbHits;
325	/** TLB misses. */
326	uint32_t cTlbMisses;
327	/** Slow read path. */
328	uint32_t cTlbSlowReadPath;
329	#if 0
330	/** TLB misses because of tag mismatch. */
331	uint32_t cTlbMissesTag;
332	/** TLB misses because of virtual access violation. */
333	uint32_t cTlbMissesVirtAccess;
334	/** TLB misses because of dirty bit. */
335	uint32_t cTlbMissesDirty;
336	/** TLB misses because of MMIO */
337	uint32_t cTlbMissesMmio;
338	/** TLB misses because of write access handlers. */
339	uint32_t cTlbMissesWriteHandler;
340	/** TLB misses because no r3(/r0) mapping. */
341	uint32_t cTlbMissesMapping;
342	#endif
343	/** Alignment padding. */
344	uint32_t au32Padding[3+5];
345	} IEMTLB;
346	AssertCompileSizeAlignment(IEMTLB, 64);
347	/** IEMTLB::uTlbRevision increment. */
348	#define IEMTLB_REVISION_INCR RT_BIT_64(36)
349	/** IEMTLB::uTlbPhysRev increment. */
350	#define IEMTLB_PHYS_REV_INCR RT_BIT_64(8)
351
352
353	/**
354	* The per-CPU IEM state.
355	*/
356	typedef struct IEMCPU
357	{
358	/** Info status code that needs to be propagated to the IEM caller.
359	* This cannot be passed internally, as it would complicate all success
360	* checks within the interpreter making the code larger and almost impossible
361	* to get right. Instead, we'll store status codes to pass on here. Each
362	* source of these codes will perform appropriate sanity checks. */
363	int32_t rcPassUp; /* 0x00 */
364
365	/** The current CPU execution mode (CS). */
366	IEMMODE enmCpuMode; /* 0x04 */
367	/** The CPL. */
368	uint8_t uCpl; /* 0x05 */
369
370	/** Whether to bypass access handlers or not. */
371	bool fBypassHandlers; /* 0x06 */
372	/** Whether to disregard the lock prefix (implied or not). */
373	bool fDisregardLock; /* 0x07 */
374
375	/** @name Decoder state.
376	* @{ */
377	#ifdef IEM_WITH_CODE_TLB
378	/** The offset of the next instruction byte. */
379	uint32_t offInstrNextByte; /* 0x08 */
380	/** The number of bytes available at pbInstrBuf for the current instruction.
381	* This takes the max opcode length into account so that doesn't need to be
382	* checked separately. */
383	uint32_t cbInstrBuf; /* 0x0c */
384	/** Pointer to the page containing RIP, user specified buffer or abOpcode.
385	* This can be NULL if the page isn't mappable for some reason, in which
386	* case we'll do fallback stuff.
387	*
388	* If we're executing an instruction from a user specified buffer,
389	* IEMExecOneWithPrefetchedByPC and friends, this is not necessarily a page
390	* aligned pointer but pointer to the user data.
391	*
392	* For instructions crossing pages, this will start on the first page and be
393	* advanced to the next page by the time we've decoded the instruction. This
394	* therefore precludes stuff like <tt>pbInstrBuf[offInstrNextByte + cbInstrBuf - cbCurInstr]</tt>
395	*/
396	uint8_t const pbInstrBuf; / 0x10 */
397	# if ARCH_BITS == 32
398	uint32_t uInstrBufHigh; /** The high dword of the host context pbInstrBuf member. */
399	# endif
400	/** The program counter corresponding to pbInstrBuf.
401	* This is set to a non-canonical address when we need to invalidate it. */
402	uint64_t uInstrBufPc; /* 0x18 */
403	/** The number of bytes available at pbInstrBuf in total (for IEMExecLots).
404	* This takes the CS segment limit into account. */
405	uint16_t cbInstrBufTotal; /* 0x20 */
406	/** Offset into pbInstrBuf of the first byte of the current instruction.
407	* Can be negative to efficiently handle cross page instructions. */
408	int16_t offCurInstrStart; /* 0x22 */
409
410	/** The prefix mask (IEM_OP_PRF_XXX). */
411	uint32_t fPrefixes; /* 0x24 */
412	/** The extra REX ModR/M register field bit (REX.R << 3). */
413	uint8_t uRexReg; /* 0x28 */
414	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
415	* (REX.B << 3). */
416	uint8_t uRexB; /* 0x29 */
417	/** The extra REX SIB index field bit (REX.X << 3). */
418	uint8_t uRexIndex; /* 0x2a */
419
420	/** The effective segment register (X86_SREG_XXX). */
421	uint8_t iEffSeg; /* 0x2b */
422
423	/** The offset of the ModR/M byte relative to the start of the instruction. */
424	uint8_t offModRm; /* 0x2c */
425	#else
426	/** The size of what has currently been fetched into abOpcode. */
427	uint8_t cbOpcode; /* 0x08 */
428	/** The current offset into abOpcode. */
429	uint8_t offOpcode; /* 0x09 */
430	/** The offset of the ModR/M byte relative to the start of the instruction. */
431	uint8_t offModRm; /* 0x0a */
432
433	/** The effective segment register (X86_SREG_XXX). */
434	uint8_t iEffSeg; /* 0x0b */
435
436	/** The prefix mask (IEM_OP_PRF_XXX). */
437	uint32_t fPrefixes; /* 0x0c */
438	/** The extra REX ModR/M register field bit (REX.R << 3). */
439	uint8_t uRexReg; /* 0x10 */
440	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
441	* (REX.B << 3). */
442	uint8_t uRexB; /* 0x11 */
443	/** The extra REX SIB index field bit (REX.X << 3). */
444	uint8_t uRexIndex; /* 0x12 */
445
446	#endif
447
448	/** The effective operand mode. */
449	IEMMODE enmEffOpSize; /* 0x2d, 0x13 */
450	/** The default addressing mode. */
451	IEMMODE enmDefAddrMode; /* 0x2e, 0x14 */
452	/** The effective addressing mode. */
453	IEMMODE enmEffAddrMode; /* 0x2f, 0x15 */
454	/** The default operand mode. */
455	IEMMODE enmDefOpSize; /* 0x30, 0x16 */
456
457	/** Prefix index (VEX.pp) for two byte and three byte tables. */
458	uint8_t idxPrefix; /* 0x31, 0x17 */
459	/** 3rd VEX/EVEX/XOP register.
460	* Please use IEM_GET_EFFECTIVE_VVVV to access. */
461	uint8_t uVex3rdReg; /* 0x32, 0x18 */
462	/** The VEX/EVEX/XOP length field. */
463	uint8_t uVexLength; /* 0x33, 0x19 */
464	/** Additional EVEX stuff. */
465	uint8_t fEvexStuff; /* 0x34, 0x1a */
466
467	/** Explicit alignment padding. */
468	uint8_t abAlignment2a[1]; /* 0x35, 0x1b */
469	/** The FPU opcode (FOP). */
470	uint16_t uFpuOpcode; /* 0x36, 0x1c */
471	#ifndef IEM_WITH_CODE_TLB
472	/** Explicit alignment padding. */
473	uint8_t abAlignment2b[2]; /* 0x1e */
474	#endif
475
476	/** The opcode bytes. */
477	uint8_t abOpcode[15]; /* 0x48, 0x20 */
478	/** Explicit alignment padding. */
479	#ifdef IEM_WITH_CODE_TLB
480	uint8_t abAlignment2c[0x48 - 0x47]; /* 0x37 */
481	#else
482	uint8_t abAlignment2c[0x48 - 0x2f]; /* 0x2f */
483	#endif
484	/** @} */
485
486
487	/** The flags of the current exception / interrupt. */
488	uint32_t fCurXcpt; /* 0x48, 0x48 */
489	/** The current exception / interrupt. */
490	uint8_t uCurXcpt;
491	/** Exception / interrupt recursion depth. */
492	int8_t cXcptRecursions;
493
494	/** The number of active guest memory mappings. */
495	uint8_t cActiveMappings;
496	/** The next unused mapping index. */
497	uint8_t iNextMapping;
498	/** Records for tracking guest memory mappings. */
499	struct
500	{
501	/** The address of the mapped bytes. */
502	void *pv;
503	/** The access flags (IEM_ACCESS_XXX).
504	* IEM_ACCESS_INVALID if the entry is unused. */
505	uint32_t fAccess;
506	#if HC_ARCH_BITS == 64
507	uint32_t u32Alignment4; /*< Alignment padding. /
508	#endif
509	} aMemMappings[3];
510
511	/** Locking records for the mapped memory. */
512	union
513	{
514	PGMPAGEMAPLOCK Lock;
515	uint64_t au64Padding[2];
516	} aMemMappingLocks[3];
517
518	/** Bounce buffer info.
519	* This runs in parallel to aMemMappings. */
520	struct
521	{
522	/** The physical address of the first byte. */
523	RTGCPHYS GCPhysFirst;
524	/** The physical address of the second page. */
525	RTGCPHYS GCPhysSecond;
526	/** The number of bytes in the first page. */
527	uint16_t cbFirst;
528	/** The number of bytes in the second page. */
529	uint16_t cbSecond;
530	/** Whether it's unassigned memory. */
531	bool fUnassigned;
532	/** Explicit alignment padding. */
533	bool afAlignment5[3];
534	} aMemBbMappings[3];
535
536	/** Bounce buffer storage.
537	* This runs in parallel to aMemMappings and aMemBbMappings. */
538	struct
539	{
540	uint8_t ab[512];
541	} aBounceBuffers[3];
542
543
544	/** Pointer set jump buffer - ring-3 context. */
545	R3PTRTYPE(jmp_buf *) pJmpBufR3;
546	/** Pointer set jump buffer - ring-0 context. */
547	R0PTRTYPE(jmp_buf *) pJmpBufR0;
548
549	/** @todo Should move this near @a fCurXcpt later. */
550	/** The CR2 for the current exception / interrupt. */
551	uint64_t uCurXcptCr2;
552	/** The error code for the current exception / interrupt. */
553	uint32_t uCurXcptErr;
554	/** The VMX APIC-access page handler type. */
555	PGMPHYSHANDLERTYPE hVmxApicAccessPage;
556
557	/** @name Statistics
558	* @{ */
559	/** The number of instructions we've executed. */
560	uint32_t cInstructions;
561	/** The number of potential exits. */
562	uint32_t cPotentialExits;
563	/** The number of bytes data or stack written (mostly for IEMExecOneEx).
564	* This may contain uncommitted writes. */
565	uint32_t cbWritten;
566	/** Counts the VERR_IEM_INSTR_NOT_IMPLEMENTED returns. */
567	uint32_t cRetInstrNotImplemented;
568	/** Counts the VERR_IEM_ASPECT_NOT_IMPLEMENTED returns. */
569	uint32_t cRetAspectNotImplemented;
570	/** Counts informational statuses returned (other than VINF_SUCCESS). */
571	uint32_t cRetInfStatuses;
572	/** Counts other error statuses returned. */
573	uint32_t cRetErrStatuses;
574	/** Number of times rcPassUp has been used. */
575	uint32_t cRetPassUpStatus;
576	/** Number of times RZ left with instruction commit pending for ring-3. */
577	uint32_t cPendingCommit;
578	/** Number of long jumps. */
579	uint32_t cLongJumps;
580	/** @} */
581
582	/** @name Target CPU information.
583	* @{ */
584	#if IEM_CFG_TARGET_CPU == IEMTARGETCPU_DYNAMIC
585	/** The target CPU. */
586	uint32_t uTargetCpu;
587	#else
588	uint32_t u32TargetCpuPadding;
589	#endif
590	/** The CPU vendor. */
591	CPUMCPUVENDOR enmCpuVendor;
592	/** @} */
593
594	/** @name Host CPU information.
595	* @{ */
596	/** The CPU vendor. */
597	CPUMCPUVENDOR enmHostCpuVendor;
598	/** @} */
599
600	/** Counts RDMSR \#GP(0) LogRel(). */
601	uint8_t cLogRelRdMsr;
602	/** Counts WRMSR \#GP(0) LogRel(). */
603	uint8_t cLogRelWrMsr;
604	/** Alignment padding. */
605	uint8_t abAlignment8[50];
606
607	/** Data TLB.
608	* @remarks Must be 64-byte aligned. */
609	IEMTLB DataTlb;
610	/** Instruction TLB.
611	* @remarks Must be 64-byte aligned. */
612	IEMTLB CodeTlb;
613
614	#if defined(VBOX_WITH_STATISTICS) && !defined(IN_TSTVMSTRUCT) && !defined(DOXYGEN_RUNNING)
615	/** Instruction statistics for ring-0/raw-mode. */
616	IEMINSTRSTATS StatsRZ;
617	/** Instruction statistics for ring-3. */
618	IEMINSTRSTATS StatsR3;
619	#endif
620	} IEMCPU;
621	AssertCompileMemberOffset(IEMCPU, fCurXcpt, 0x48);
622	AssertCompileMemberAlignment(IEMCPU, DataTlb, 64);
623	AssertCompileMemberAlignment(IEMCPU, CodeTlb, 64);
624	/** Pointer to the per-CPU IEM state. */
625	typedef IEMCPU *PIEMCPU;
626	/** Pointer to the const per-CPU IEM state. */
627	typedef IEMCPU const *PCIEMCPU;
628
629
630	/** @def IEM_GET_CTX
631	* Gets the guest CPU context for the calling EMT.
632	* @returns PCPUMCTX
633	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
634	*/
635	#define IEM_GET_CTX(a_pVCpu) (&(a_pVCpu)->cpum.GstCtx)
636
637	/** @def IEM_CTX_ASSERT
638	* Asserts that the @a a_fExtrnMbz is present in the CPU context.
639	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
640	* @param a_fExtrnMbz The mask of CPUMCTX_EXTRN_XXX flags that must be zero.
641	*/
642	#define IEM_CTX_ASSERT(a_pVCpu, a_fExtrnMbz) AssertMsg(!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnMbz)), \
643	("fExtrn=%#RX64 fExtrnMbz=%#RX64\n", (a_pVCpu)->cpum.GstCtx.fExtrn, \
644	(a_fExtrnMbz)))
645
646	/** @def IEM_CTX_IMPORT_RET
647	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
648	*
649	* Will call the keep to import the bits as needed.
650	*
651	* Returns on import failure.
652	*
653	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
654	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
655	*/
656	#define IEM_CTX_IMPORT_RET(a_pVCpu, a_fExtrnImport) \
657	do { \
658	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
659	{ /* likely */ } \
660	else \
661	{ \
662	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
663	AssertRCReturn(rcCtxImport, rcCtxImport); \
664	} \
665	} while (0)
666
667	/** @def IEM_CTX_IMPORT_NORET
668	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
669	*
670	* Will call the keep to import the bits as needed.
671	*
672	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
673	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
674	*/
675	#define IEM_CTX_IMPORT_NORET(a_pVCpu, a_fExtrnImport) \
676	do { \
677	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
678	{ /* likely */ } \
679	else \
680	{ \
681	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
682	AssertLogRelRC(rcCtxImport); \
683	} \
684	} while (0)
685
686	/** @def IEM_CTX_IMPORT_JMP
687	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
688	*
689	* Will call the keep to import the bits as needed.
690	*
691	* Jumps on import failure.
692	*
693	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
694	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
695	*/
696	#define IEM_CTX_IMPORT_JMP(a_pVCpu, a_fExtrnImport) \
697	do { \
698	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
699	{ /* likely */ } \
700	else \
701	{ \
702	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
703	AssertRCStmt(rcCtxImport, longjmp(*pVCpu->iem.s.CTX_SUFF(pJmpBuf), rcCtxImport)); \
704	} \
705	} while (0)
706
707
708
709	/** @def IEM_GET_TARGET_CPU
710	* Gets the current IEMTARGETCPU value.
711	* @returns IEMTARGETCPU value.
712	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
713	*/
714	#if IEM_CFG_TARGET_CPU != IEMTARGETCPU_DYNAMIC
715	# define IEM_GET_TARGET_CPU(a_pVCpu) (IEM_CFG_TARGET_CPU)
716	#else
717	# define IEM_GET_TARGET_CPU(a_pVCpu) ((a_pVCpu)->iem.s.uTargetCpu)
718	#endif
719
720	/** @def IEM_GET_INSTR_LEN
721	* Gets the instruction length. */
722	#ifdef IEM_WITH_CODE_TLB
723	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offInstrNextByte - (uint32_t)(int32_t)(a_pVCpu)->iem.s.offCurInstrStart)
724	#else
725	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offOpcode)
726	#endif
727
728
729	/** @name IEM_ACCESS_XXX - Access details.
730	* @{ */
731	#define IEM_ACCESS_INVALID UINT32_C(0x000000ff)
732	#define IEM_ACCESS_TYPE_READ UINT32_C(0x00000001)
733	#define IEM_ACCESS_TYPE_WRITE UINT32_C(0x00000002)
734	#define IEM_ACCESS_TYPE_EXEC UINT32_C(0x00000004)
735	#define IEM_ACCESS_TYPE_MASK UINT32_C(0x00000007)
736	#define IEM_ACCESS_WHAT_CODE UINT32_C(0x00000010)
737	#define IEM_ACCESS_WHAT_DATA UINT32_C(0x00000020)
738	#define IEM_ACCESS_WHAT_STACK UINT32_C(0x00000030)
739	#define IEM_ACCESS_WHAT_SYS UINT32_C(0x00000040)
740	#define IEM_ACCESS_WHAT_MASK UINT32_C(0x00000070)
741	/** The writes are partial, so if initialize the bounce buffer with the
742	* orignal RAM content. */
743	#define IEM_ACCESS_PARTIAL_WRITE UINT32_C(0x00000100)
744	/** Used in aMemMappings to indicate that the entry is bounce buffered. */
745	#define IEM_ACCESS_BOUNCE_BUFFERED UINT32_C(0x00000200)
746	/** Bounce buffer with ring-3 write pending, first page. */
747	#define IEM_ACCESS_PENDING_R3_WRITE_1ST UINT32_C(0x00000400)
748	/** Bounce buffer with ring-3 write pending, second page. */
749	#define IEM_ACCESS_PENDING_R3_WRITE_2ND UINT32_C(0x00000800)
750	/** Valid bit mask. */
751	#define IEM_ACCESS_VALID_MASK UINT32_C(0x00000fff)
752	/** Read+write data alias. */
753	#define IEM_ACCESS_DATA_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
754	/** Write data alias. */
755	#define IEM_ACCESS_DATA_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
756	/** Read data alias. */
757	#define IEM_ACCESS_DATA_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_DATA)
758	/** Instruction fetch alias. */
759	#define IEM_ACCESS_INSTRUCTION (IEM_ACCESS_TYPE_EXEC \| IEM_ACCESS_WHAT_CODE)
760	/** Stack write alias. */
761	#define IEM_ACCESS_STACK_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
762	/** Stack read alias. */
763	#define IEM_ACCESS_STACK_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_STACK)
764	/** Stack read+write alias. */
765	#define IEM_ACCESS_STACK_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
766	/** Read system table alias. */
767	#define IEM_ACCESS_SYS_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_SYS)
768	/** Read+write system table alias. */
769	#define IEM_ACCESS_SYS_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_SYS)
770	/** @} */
771
772	/** @name Prefix constants (IEMCPU::fPrefixes)
773	* @{ */
774	#define IEM_OP_PRF_SEG_CS RT_BIT_32(0) /*< CS segment prefix (0x2e). /
775	#define IEM_OP_PRF_SEG_SS RT_BIT_32(1) /*< SS segment prefix (0x36). /
776	#define IEM_OP_PRF_SEG_DS RT_BIT_32(2) /*< DS segment prefix (0x3e). /
777	#define IEM_OP_PRF_SEG_ES RT_BIT_32(3) /*< ES segment prefix (0x26). /
778	#define IEM_OP_PRF_SEG_FS RT_BIT_32(4) /*< FS segment prefix (0x64). /
779	#define IEM_OP_PRF_SEG_GS RT_BIT_32(5) /*< GS segment prefix (0x65). /
780	#define IEM_OP_PRF_SEG_MASK UINT32_C(0x3f)
781
782	#define IEM_OP_PRF_SIZE_OP RT_BIT_32(8) /*< Operand size prefix (0x66). /
783	#define IEM_OP_PRF_SIZE_REX_W RT_BIT_32(9) /*< REX.W prefix (0x48-0x4f). /
784	#define IEM_OP_PRF_SIZE_ADDR RT_BIT_32(10) /*< Address size prefix (0x67). /
785
786	#define IEM_OP_PRF_LOCK RT_BIT_32(16) /*< Lock prefix (0xf0). /
787	#define IEM_OP_PRF_REPNZ RT_BIT_32(17) /*< Repeat-not-zero prefix (0xf2). /
788	#define IEM_OP_PRF_REPZ RT_BIT_32(18) /*< Repeat-if-zero prefix (0xf3). /
789
790	#define IEM_OP_PRF_REX RT_BIT_32(24) /*< Any REX prefix (0x40-0x4f). /
791	#define IEM_OP_PRF_REX_R RT_BIT_32(25) /*< REX.R prefix (0x44,0x45,0x46,0x47,0x4c,0x4d,0x4e,0x4f). /
792	#define IEM_OP_PRF_REX_B RT_BIT_32(26) /*< REX.B prefix (0x41,0x43,0x45,0x47,0x49,0x4b,0x4d,0x4f). /
793	#define IEM_OP_PRF_REX_X RT_BIT_32(27) /*< REX.X prefix (0x42,0x43,0x46,0x47,0x4a,0x4b,0x4e,0x4f). /
794	/** Mask with all the REX prefix flags.
795	* This is generally for use when needing to undo the REX prefixes when they
796	* are followed legacy prefixes and therefore does not immediately preceed
797	* the first opcode byte.
798	* For testing whether any REX prefix is present, use IEM_OP_PRF_REX instead. */
799	#define IEM_OP_PRF_REX_MASK (IEM_OP_PRF_REX \| IEM_OP_PRF_REX_R \| IEM_OP_PRF_REX_B \| IEM_OP_PRF_REX_X \| IEM_OP_PRF_SIZE_REX_W )
800
801	#define IEM_OP_PRF_VEX RT_BIT_32(28) /*< Indiciates VEX prefix. /
802	#define IEM_OP_PRF_EVEX RT_BIT_32(29) /*< Indiciates EVEX prefix. /
803	#define IEM_OP_PRF_XOP RT_BIT_32(30) /*< Indiciates XOP prefix. /
804	/** @} */
805
806	/** @name IEMOPFORM_XXX - Opcode forms
807	* @note These are ORed together with IEMOPHINT_XXX.
808	* @{ */
809	/** ModR/M: reg, r/m */
810	#define IEMOPFORM_RM 0
811	/** ModR/M: reg, r/m (register) */
812	#define IEMOPFORM_RM_REG (IEMOPFORM_RM \| IEMOPFORM_MOD3)
813	/** ModR/M: reg, r/m (memory) */
814	#define IEMOPFORM_RM_MEM (IEMOPFORM_RM \| IEMOPFORM_NOT_MOD3)
815	/** ModR/M: r/m, reg */
816	#define IEMOPFORM_MR 1
817	/** ModR/M: r/m (register), reg */
818	#define IEMOPFORM_MR_REG (IEMOPFORM_MR \| IEMOPFORM_MOD3)
819	/** ModR/M: r/m (memory), reg */
820	#define IEMOPFORM_MR_MEM (IEMOPFORM_MR \| IEMOPFORM_NOT_MOD3)
821	/** ModR/M: r/m only */
822	#define IEMOPFORM_M 2
823	/** ModR/M: r/m only (register). */
824	#define IEMOPFORM_M_REG (IEMOPFORM_M \| IEMOPFORM_MOD3)
825	/** ModR/M: r/m only (memory). */
826	#define IEMOPFORM_M_MEM (IEMOPFORM_M \| IEMOPFORM_NOT_MOD3)
827	/** ModR/M: reg only */
828	#define IEMOPFORM_R 3
829
830	/** VEX+ModR/M: reg, r/m */
831	#define IEMOPFORM_VEX_RM 4
832	/** VEX+ModR/M: reg, r/m (register) */
833	#define IEMOPFORM_VEX_RM_REG (IEMOPFORM_VEX_RM \| IEMOPFORM_MOD3)
834	/** VEX+ModR/M: reg, r/m (memory) */
835	#define IEMOPFORM_VEX_RM_MEM (IEMOPFORM_VEX_RM \| IEMOPFORM_NOT_MOD3)
836	/** VEX+ModR/M: r/m, reg */
837	#define IEMOPFORM_VEX_MR 5
838	/** VEX+ModR/M: r/m (register), reg */
839	#define IEMOPFORM_VEX_MR_REG (IEMOPFORM_VEX_MR \| IEMOPFORM_MOD3)
840	/** VEX+ModR/M: r/m (memory), reg */
841	#define IEMOPFORM_VEX_MR_MEM (IEMOPFORM_VEX_MR \| IEMOPFORM_NOT_MOD3)
842	/** VEX+ModR/M: r/m only */
843	#define IEMOPFORM_VEX_M 6
844	/** VEX+ModR/M: r/m only (register). */
845	#define IEMOPFORM_VEX_M_REG (IEMOPFORM_VEX_M \| IEMOPFORM_MOD3)
846	/** VEX+ModR/M: r/m only (memory). */
847	#define IEMOPFORM_VEX_M_MEM (IEMOPFORM_VEX_M \| IEMOPFORM_NOT_MOD3)
848	/** VEX+ModR/M: reg only */
849	#define IEMOPFORM_VEX_R 7
850	/** VEX+ModR/M: reg, vvvv, r/m */
851	#define IEMOPFORM_VEX_RVM 8
852	/** VEX+ModR/M: reg, vvvv, r/m (register). */
853	#define IEMOPFORM_VEX_RVM_REG (IEMOPFORM_VEX_RVM \| IEMOPFORM_MOD3)
854	/** VEX+ModR/M: reg, vvvv, r/m (memory). */
855	#define IEMOPFORM_VEX_RVM_MEM (IEMOPFORM_VEX_RVM \| IEMOPFORM_NOT_MOD3)
856	/** VEX+ModR/M: r/m, vvvv, reg */
857	#define IEMOPFORM_VEX_MVR 9
858	/** VEX+ModR/M: r/m, vvvv, reg (register) */
859	#define IEMOPFORM_VEX_MVR_REG (IEMOPFORM_VEX_MVR \| IEMOPFORM_MOD3)
860	/** VEX+ModR/M: r/m, vvvv, reg (memory) */
861	#define IEMOPFORM_VEX_MVR_MEM (IEMOPFORM_VEX_MVR \| IEMOPFORM_NOT_MOD3)
862
863	/** Fixed register instruction, no R/M. */
864	#define IEMOPFORM_FIXED 16
865
866	/** The r/m is a register. */
867	#define IEMOPFORM_MOD3 RT_BIT_32(8)
868	/** The r/m is a memory access. */
869	#define IEMOPFORM_NOT_MOD3 RT_BIT_32(9)
870	/** @} */
871
872	/** @name IEMOPHINT_XXX - Additional Opcode Hints
873	* @note These are ORed together with IEMOPFORM_XXX.
874	* @{ */
875	/** Ignores the operand size prefix (66h). */
876	#define IEMOPHINT_IGNORES_OZ_PFX RT_BIT_32(10)
877	/** Ignores REX.W (aka WIG). */
878	#define IEMOPHINT_IGNORES_REXW RT_BIT_32(11)
879	/** Both the operand size prefixes (66h + REX.W) are ignored. */
880	#define IEMOPHINT_IGNORES_OP_SIZES (IEMOPHINT_IGNORES_OZ_PFX \| IEMOPHINT_IGNORES_REXW)
881	/** Allowed with the lock prefix. */
882	#define IEMOPHINT_LOCK_ALLOWED RT_BIT_32(11)
883	/** The VEX.L value is ignored (aka LIG). */
884	#define IEMOPHINT_VEX_L_IGNORED RT_BIT_32(12)
885	/** The VEX.L value must be zero (i.e. 128-bit width only). */
886	#define IEMOPHINT_VEX_L_ZERO RT_BIT_32(13)
887
888	/** Hint to IEMAllInstructionPython.py that this macro should be skipped. */
889	#define IEMOPHINT_SKIP_PYTHON RT_BIT_32(31)
890	/** @} */
891
892	/**
893	* Possible hardware task switch sources.
894	*/
895	typedef enum IEMTASKSWITCH
896	{
897	/** Task switch caused by an interrupt/exception. */
898	IEMTASKSWITCH_INT_XCPT = 1,
899	/** Task switch caused by a far CALL. */
900	IEMTASKSWITCH_CALL,
901	/** Task switch caused by a far JMP. */
902	IEMTASKSWITCH_JUMP,
903	/** Task switch caused by an IRET. */
904	IEMTASKSWITCH_IRET
905	} IEMTASKSWITCH;
906	AssertCompileSize(IEMTASKSWITCH, 4);
907
908	/**
909	* Possible CrX load (write) sources.
910	*/
911	typedef enum IEMACCESSCRX
912	{
913	/** CrX access caused by 'mov crX' instruction. */
914	IEMACCESSCRX_MOV_CRX,
915	/** CrX (CR0) write caused by 'lmsw' instruction. */
916	IEMACCESSCRX_LMSW,
917	/** CrX (CR0) write caused by 'clts' instruction. */
918	IEMACCESSCRX_CLTS,
919	/** CrX (CR0) read caused by 'smsw' instruction. */
920	IEMACCESSCRX_SMSW
921	} IEMACCESSCRX;
922
923	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
924	/** @name IEM_SLAT_FAIL_XXX - Second-level address translation failure information.
925	*
926	* These flags provide further context to SLAT page-walk failures that could not be
927	* determined by PGM (e.g, PGM is not privy to memory access permissions).
928	*
929	* @{
930	*/
931	/** Translating a nested-guest linear address failed accessing a nested-guest
932	* physical address. */
933	# define IEM_SLAT_FAIL_LINEAR_TO_PHYS_ADDR RT_BIT_32(0)
934	/** Translating a nested-guest linear address failed accessing a
935	* paging-structure entry. */
936	# define IEM_SLAT_FAIL_LINEAR_TO_PAGE_TABLE RT_BIT_32(1)
937	/** @} */
938
939	PGM_ALL_CB2_PROTO(FNPGMPHYSHANDLER) iemVmxApicAccessPageHandler;
940	#endif
941
942	/**
943	* Indicates to the verifier that the given flag set is undefined.
944	*
945	* Can be invoked again to add more flags.
946	*
947	* This is a NOOP if the verifier isn't compiled in.
948	*
949	* @note We're temporarily keeping this until code is converted to new
950	* disassembler style opcode handling.
951	*/
952	#define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { } while (0)
953
954
955	/** @def IEM_DECL_IMPL_TYPE
956	* For typedef'ing an instruction implementation function.
957	*
958	* @param a_RetType The return type.
959	* @param a_Name The name of the type.
960	* @param a_ArgList The argument list enclosed in parentheses.
961	*/
962
963	/** @def IEM_DECL_IMPL_DEF
964	* For defining an instruction implementation function.
965	*
966	* @param a_RetType The return type.
967	* @param a_Name The name of the type.
968	* @param a_ArgList The argument list enclosed in parentheses.
969	*/
970
971	#if defined(__GNUC__) && defined(RT_ARCH_X86)
972	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
973	__attribute__((__fastcall__)) a_RetType (a_Name) a_ArgList
974	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
975	__attribute__((__fastcall__, __nothrow__)) a_RetType a_Name a_ArgList
976
977	#elif defined(_MSC_VER) && defined(RT_ARCH_X86)
978	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
979	a_RetType (__fastcall a_Name) a_ArgList
980	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
981	a_RetType __fastcall a_Name a_ArgList
982
983	#else
984	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
985	a_RetType (VBOXCALL a_Name) a_ArgList
986	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
987	a_RetType VBOXCALL a_Name a_ArgList
988
989	#endif
990
991	/** @name Arithmetic assignment operations on bytes (binary).
992	* @{ */
993	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU8, (uint8_t pu8Dst, uint8_t u8Src, uint32_t pEFlags));
994	typedef FNIEMAIMPLBINU8 *PFNIEMAIMPLBINU8;
995	FNIEMAIMPLBINU8 iemAImpl_add_u8, iemAImpl_add_u8_locked;
996	FNIEMAIMPLBINU8 iemAImpl_adc_u8, iemAImpl_adc_u8_locked;
997	FNIEMAIMPLBINU8 iemAImpl_sub_u8, iemAImpl_sub_u8_locked;
998	FNIEMAIMPLBINU8 iemAImpl_sbb_u8, iemAImpl_sbb_u8_locked;
999	FNIEMAIMPLBINU8 iemAImpl_or_u8, iemAImpl_or_u8_locked;
1000	FNIEMAIMPLBINU8 iemAImpl_xor_u8, iemAImpl_xor_u8_locked;
1001	FNIEMAIMPLBINU8 iemAImpl_and_u8, iemAImpl_and_u8_locked;
1002	/** @} */
1003
1004	/** @name Arithmetic assignment operations on words (binary).
1005	* @{ */
1006	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU16, (uint16_t pu16Dst, uint16_t u16Src, uint32_t pEFlags));
1007	typedef FNIEMAIMPLBINU16 *PFNIEMAIMPLBINU16;
1008	FNIEMAIMPLBINU16 iemAImpl_add_u16, iemAImpl_add_u16_locked;
1009	FNIEMAIMPLBINU16 iemAImpl_adc_u16, iemAImpl_adc_u16_locked;
1010	FNIEMAIMPLBINU16 iemAImpl_sub_u16, iemAImpl_sub_u16_locked;
1011	FNIEMAIMPLBINU16 iemAImpl_sbb_u16, iemAImpl_sbb_u16_locked;
1012	FNIEMAIMPLBINU16 iemAImpl_or_u16, iemAImpl_or_u16_locked;
1013	FNIEMAIMPLBINU16 iemAImpl_xor_u16, iemAImpl_xor_u16_locked;
1014	FNIEMAIMPLBINU16 iemAImpl_and_u16, iemAImpl_and_u16_locked;
1015	/** @} */
1016
1017	/** @name Arithmetic assignment operations on double words (binary).
1018	* @{ */
1019	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU32, (uint32_t pu32Dst, uint32_t u32Src, uint32_t pEFlags));
1020	typedef FNIEMAIMPLBINU32 *PFNIEMAIMPLBINU32;
1021	FNIEMAIMPLBINU32 iemAImpl_add_u32, iemAImpl_add_u32_locked;
1022	FNIEMAIMPLBINU32 iemAImpl_adc_u32, iemAImpl_adc_u32_locked;
1023	FNIEMAIMPLBINU32 iemAImpl_sub_u32, iemAImpl_sub_u32_locked;
1024	FNIEMAIMPLBINU32 iemAImpl_sbb_u32, iemAImpl_sbb_u32_locked;
1025	FNIEMAIMPLBINU32 iemAImpl_or_u32, iemAImpl_or_u32_locked;
1026	FNIEMAIMPLBINU32 iemAImpl_xor_u32, iemAImpl_xor_u32_locked;
1027	FNIEMAIMPLBINU32 iemAImpl_and_u32, iemAImpl_and_u32_locked;
1028	/** @} */
1029
1030	/** @name Arithmetic assignment operations on quad words (binary).
1031	* @{ */
1032	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU64, (uint64_t pu64Dst, uint64_t u64Src, uint32_t pEFlags));
1033	typedef FNIEMAIMPLBINU64 *PFNIEMAIMPLBINU64;
1034	FNIEMAIMPLBINU64 iemAImpl_add_u64, iemAImpl_add_u64_locked;
1035	FNIEMAIMPLBINU64 iemAImpl_adc_u64, iemAImpl_adc_u64_locked;
1036	FNIEMAIMPLBINU64 iemAImpl_sub_u64, iemAImpl_sub_u64_locked;
1037	FNIEMAIMPLBINU64 iemAImpl_sbb_u64, iemAImpl_sbb_u64_locked;
1038	FNIEMAIMPLBINU64 iemAImpl_or_u64, iemAImpl_or_u64_locked;
1039	FNIEMAIMPLBINU64 iemAImpl_xor_u64, iemAImpl_xor_u64_locked;
1040	FNIEMAIMPLBINU64 iemAImpl_and_u64, iemAImpl_and_u64_locked;
1041	/** @} */
1042
1043	/** @name Compare operations (thrown in with the binary ops).
1044	* @{ */
1045	FNIEMAIMPLBINU8 iemAImpl_cmp_u8;
1046	FNIEMAIMPLBINU16 iemAImpl_cmp_u16;
1047	FNIEMAIMPLBINU32 iemAImpl_cmp_u32;
1048	FNIEMAIMPLBINU64 iemAImpl_cmp_u64;
1049	/** @} */
1050
1051	/** @name Test operations (thrown in with the binary ops).
1052	* @{ */
1053	FNIEMAIMPLBINU8 iemAImpl_test_u8;
1054	FNIEMAIMPLBINU16 iemAImpl_test_u16;
1055	FNIEMAIMPLBINU32 iemAImpl_test_u32;
1056	FNIEMAIMPLBINU64 iemAImpl_test_u64;
1057	/** @} */
1058
1059	/** @name Bit operations operations (thrown in with the binary ops).
1060	* @{ */
1061	FNIEMAIMPLBINU16 iemAImpl_bt_u16, iemAImpl_bt_u16_locked;
1062	FNIEMAIMPLBINU32 iemAImpl_bt_u32, iemAImpl_bt_u32_locked;
1063	FNIEMAIMPLBINU64 iemAImpl_bt_u64, iemAImpl_bt_u64_locked;
1064	FNIEMAIMPLBINU16 iemAImpl_btc_u16, iemAImpl_btc_u16_locked;
1065	FNIEMAIMPLBINU32 iemAImpl_btc_u32, iemAImpl_btc_u32_locked;
1066	FNIEMAIMPLBINU64 iemAImpl_btc_u64, iemAImpl_btc_u64_locked;
1067	FNIEMAIMPLBINU16 iemAImpl_btr_u16, iemAImpl_btr_u16_locked;
1068	FNIEMAIMPLBINU32 iemAImpl_btr_u32, iemAImpl_btr_u32_locked;
1069	FNIEMAIMPLBINU64 iemAImpl_btr_u64, iemAImpl_btr_u64_locked;
1070	FNIEMAIMPLBINU16 iemAImpl_bts_u16, iemAImpl_bts_u16_locked;
1071	FNIEMAIMPLBINU32 iemAImpl_bts_u32, iemAImpl_bts_u32_locked;
1072	FNIEMAIMPLBINU64 iemAImpl_bts_u64, iemAImpl_bts_u64_locked;
1073	/** @} */
1074
1075	/** @name Exchange memory with register operations.
1076	* @{ */
1077	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8_locked, (uint8_t pu8Mem, uint8_t pu8Reg));
1078	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16_locked,(uint16_t pu16Mem, uint16_t pu16Reg));
1079	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32_locked,(uint32_t pu32Mem, uint32_t pu32Reg));
1080	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64_locked,(uint64_t pu64Mem, uint64_t pu64Reg));
1081	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8_unlocked, (uint8_t pu8Mem, uint8_t pu8Reg));
1082	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16_unlocked,(uint16_t pu16Mem, uint16_t pu16Reg));
1083	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32_unlocked,(uint32_t pu32Mem, uint32_t pu32Reg));
1084	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64_unlocked,(uint64_t pu64Mem, uint64_t pu64Reg));
1085	/** @} */
1086
1087	/** @name Exchange and add operations.
1088	* @{ */
1089	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1090	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1091	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1092	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1093	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8_locked, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1094	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16_locked,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1095	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32_locked,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1096	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64_locked,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1097	/** @} */
1098
1099	/** @name Compare and exchange.
1100	* @{ */
1101	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1102	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8_locked, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1103	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16, (uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1104	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16_locked,(uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1105	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32, (uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1106	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32_locked,(uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1107	#ifdef RT_ARCH_X86
1108	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1109	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1110	#else
1111	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1112	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1113	#endif
1114	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1115	uint32_t *pEFlags));
1116	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b_locked,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1117	uint32_t *pEFlags));
1118	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1119	uint32_t *pEFlags));
1120	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_locked,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1121	uint32_t *pEFlags));
1122	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_fallback,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx,
1123	PRTUINT128U pu128RbxRcx, uint32_t *pEFlags));
1124	/** @} */
1125
1126	/** @name Memory ordering
1127	* @{ */
1128	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEMFENCE,(void));
1129	typedef FNIEMAIMPLMEMFENCE *PFNIEMAIMPLMEMFENCE;
1130	IEM_DECL_IMPL_DEF(void, iemAImpl_mfence,(void));
1131	IEM_DECL_IMPL_DEF(void, iemAImpl_sfence,(void));
1132	IEM_DECL_IMPL_DEF(void, iemAImpl_lfence,(void));
1133	IEM_DECL_IMPL_DEF(void, iemAImpl_alt_mem_fence,(void));
1134	/** @} */
1135
1136	/** @name Double precision shifts
1137	* @{ */
1138	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU16,(uint16_t pu16Dst, uint16_t u16Src, uint8_t cShift, uint32_t pEFlags));
1139	typedef FNIEMAIMPLSHIFTDBLU16 *PFNIEMAIMPLSHIFTDBLU16;
1140	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU32,(uint32_t pu32Dst, uint32_t u32Src, uint8_t cShift, uint32_t pEFlags));
1141	typedef FNIEMAIMPLSHIFTDBLU32 *PFNIEMAIMPLSHIFTDBLU32;
1142	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU64,(uint64_t pu64Dst, uint64_t u64Src, uint8_t cShift, uint32_t pEFlags));
1143	typedef FNIEMAIMPLSHIFTDBLU64 *PFNIEMAIMPLSHIFTDBLU64;
1144	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shld_u16;
1145	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shld_u32;
1146	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shld_u64;
1147	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shrd_u16;
1148	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shrd_u32;
1149	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shrd_u64;
1150	/** @} */
1151
1152
1153	/** @name Bit search operations (thrown in with the binary ops).
1154	* @{ */
1155	FNIEMAIMPLBINU16 iemAImpl_bsf_u16;
1156	FNIEMAIMPLBINU32 iemAImpl_bsf_u32;
1157	FNIEMAIMPLBINU64 iemAImpl_bsf_u64;
1158	FNIEMAIMPLBINU16 iemAImpl_bsr_u16;
1159	FNIEMAIMPLBINU32 iemAImpl_bsr_u32;
1160	FNIEMAIMPLBINU64 iemAImpl_bsr_u64;
1161	/** @} */
1162
1163	/** @name Signed multiplication operations (thrown in with the binary ops).
1164	* @{ */
1165	FNIEMAIMPLBINU16 iemAImpl_imul_two_u16;
1166	FNIEMAIMPLBINU32 iemAImpl_imul_two_u32;
1167	FNIEMAIMPLBINU64 iemAImpl_imul_two_u64;
1168	/** @} */
1169
1170	/** @name Arithmetic assignment operations on bytes (unary).
1171	* @{ */
1172	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU8, (uint8_t pu8Dst, uint32_t pEFlags));
1173	typedef FNIEMAIMPLUNARYU8 *PFNIEMAIMPLUNARYU8;
1174	FNIEMAIMPLUNARYU8 iemAImpl_inc_u8, iemAImpl_inc_u8_locked;
1175	FNIEMAIMPLUNARYU8 iemAImpl_dec_u8, iemAImpl_dec_u8_locked;
1176	FNIEMAIMPLUNARYU8 iemAImpl_not_u8, iemAImpl_not_u8_locked;
1177	FNIEMAIMPLUNARYU8 iemAImpl_neg_u8, iemAImpl_neg_u8_locked;
1178	/** @} */
1179
1180	/** @name Arithmetic assignment operations on words (unary).
1181	* @{ */
1182	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU16, (uint16_t pu16Dst, uint32_t pEFlags));
1183	typedef FNIEMAIMPLUNARYU16 *PFNIEMAIMPLUNARYU16;
1184	FNIEMAIMPLUNARYU16 iemAImpl_inc_u16, iemAImpl_inc_u16_locked;
1185	FNIEMAIMPLUNARYU16 iemAImpl_dec_u16, iemAImpl_dec_u16_locked;
1186	FNIEMAIMPLUNARYU16 iemAImpl_not_u16, iemAImpl_not_u16_locked;
1187	FNIEMAIMPLUNARYU16 iemAImpl_neg_u16, iemAImpl_neg_u16_locked;
1188	/** @} */
1189
1190	/** @name Arithmetic assignment operations on double words (unary).
1191	* @{ */
1192	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU32, (uint32_t pu32Dst, uint32_t pEFlags));
1193	typedef FNIEMAIMPLUNARYU32 *PFNIEMAIMPLUNARYU32;
1194	FNIEMAIMPLUNARYU32 iemAImpl_inc_u32, iemAImpl_inc_u32_locked;
1195	FNIEMAIMPLUNARYU32 iemAImpl_dec_u32, iemAImpl_dec_u32_locked;
1196	FNIEMAIMPLUNARYU32 iemAImpl_not_u32, iemAImpl_not_u32_locked;
1197	FNIEMAIMPLUNARYU32 iemAImpl_neg_u32, iemAImpl_neg_u32_locked;
1198	/** @} */
1199
1200	/** @name Arithmetic assignment operations on quad words (unary).
1201	* @{ */
1202	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU64, (uint64_t pu64Dst, uint32_t pEFlags));
1203	typedef FNIEMAIMPLUNARYU64 *PFNIEMAIMPLUNARYU64;
1204	FNIEMAIMPLUNARYU64 iemAImpl_inc_u64, iemAImpl_inc_u64_locked;
1205	FNIEMAIMPLUNARYU64 iemAImpl_dec_u64, iemAImpl_dec_u64_locked;
1206	FNIEMAIMPLUNARYU64 iemAImpl_not_u64, iemAImpl_not_u64_locked;
1207	FNIEMAIMPLUNARYU64 iemAImpl_neg_u64, iemAImpl_neg_u64_locked;
1208	/** @} */
1209
1210
1211	/** @name Shift operations on bytes (Group 2).
1212	* @{ */
1213	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU8,(uint8_t pu8Dst, uint8_t cShift, uint32_t pEFlags));
1214	typedef FNIEMAIMPLSHIFTU8 *PFNIEMAIMPLSHIFTU8;
1215	FNIEMAIMPLSHIFTU8 iemAImpl_rol_u8;
1216	FNIEMAIMPLSHIFTU8 iemAImpl_ror_u8;
1217	FNIEMAIMPLSHIFTU8 iemAImpl_rcl_u8;
1218	FNIEMAIMPLSHIFTU8 iemAImpl_rcr_u8;
1219	FNIEMAIMPLSHIFTU8 iemAImpl_shl_u8;
1220	FNIEMAIMPLSHIFTU8 iemAImpl_shr_u8;
1221	FNIEMAIMPLSHIFTU8 iemAImpl_sar_u8;
1222	/** @} */
1223
1224	/** @name Shift operations on words (Group 2).
1225	* @{ */
1226	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU16,(uint16_t pu16Dst, uint8_t cShift, uint32_t pEFlags));
1227	typedef FNIEMAIMPLSHIFTU16 *PFNIEMAIMPLSHIFTU16;
1228	FNIEMAIMPLSHIFTU16 iemAImpl_rol_u16;
1229	FNIEMAIMPLSHIFTU16 iemAImpl_ror_u16;
1230	FNIEMAIMPLSHIFTU16 iemAImpl_rcl_u16;
1231	FNIEMAIMPLSHIFTU16 iemAImpl_rcr_u16;
1232	FNIEMAIMPLSHIFTU16 iemAImpl_shl_u16;
1233	FNIEMAIMPLSHIFTU16 iemAImpl_shr_u16;
1234	FNIEMAIMPLSHIFTU16 iemAImpl_sar_u16;
1235	/** @} */
1236
1237	/** @name Shift operations on double words (Group 2).
1238	* @{ */
1239	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU32,(uint32_t pu32Dst, uint8_t cShift, uint32_t pEFlags));
1240	typedef FNIEMAIMPLSHIFTU32 *PFNIEMAIMPLSHIFTU32;
1241	FNIEMAIMPLSHIFTU32 iemAImpl_rol_u32;
1242	FNIEMAIMPLSHIFTU32 iemAImpl_ror_u32;
1243	FNIEMAIMPLSHIFTU32 iemAImpl_rcl_u32;
1244	FNIEMAIMPLSHIFTU32 iemAImpl_rcr_u32;
1245	FNIEMAIMPLSHIFTU32 iemAImpl_shl_u32;
1246	FNIEMAIMPLSHIFTU32 iemAImpl_shr_u32;
1247	FNIEMAIMPLSHIFTU32 iemAImpl_sar_u32;
1248	/** @} */
1249
1250	/** @name Shift operations on words (Group 2).
1251	* @{ */
1252	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU64,(uint64_t pu64Dst, uint8_t cShift, uint32_t pEFlags));
1253	typedef FNIEMAIMPLSHIFTU64 *PFNIEMAIMPLSHIFTU64;
1254	FNIEMAIMPLSHIFTU64 iemAImpl_rol_u64;
1255	FNIEMAIMPLSHIFTU64 iemAImpl_ror_u64;
1256	FNIEMAIMPLSHIFTU64 iemAImpl_rcl_u64;
1257	FNIEMAIMPLSHIFTU64 iemAImpl_rcr_u64;
1258	FNIEMAIMPLSHIFTU64 iemAImpl_shl_u64;
1259	FNIEMAIMPLSHIFTU64 iemAImpl_shr_u64;
1260	FNIEMAIMPLSHIFTU64 iemAImpl_sar_u64;
1261	/** @} */
1262
1263	/** @name Multiplication and division operations.
1264	* @{ */
1265	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU8,(uint16_t pu16AX, uint8_t u8FactorDivisor, uint32_t pEFlags));
1266	typedef FNIEMAIMPLMULDIVU8 *PFNIEMAIMPLMULDIVU8;
1267	FNIEMAIMPLMULDIVU8 iemAImpl_mul_u8, iemAImpl_imul_u8;
1268	FNIEMAIMPLMULDIVU8 iemAImpl_div_u8, iemAImpl_idiv_u8;
1269
1270	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU16,(uint16_t pu16AX, uint16_t pu16DX, uint16_t u16FactorDivisor, uint32_t *pEFlags));
1271	typedef FNIEMAIMPLMULDIVU16 *PFNIEMAIMPLMULDIVU16;
1272	FNIEMAIMPLMULDIVU16 iemAImpl_mul_u16, iemAImpl_imul_u16;
1273	FNIEMAIMPLMULDIVU16 iemAImpl_div_u16, iemAImpl_idiv_u16;
1274
1275	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU32,(uint32_t pu32EAX, uint32_t pu32EDX, uint32_t u32FactorDivisor, uint32_t *pEFlags));
1276	typedef FNIEMAIMPLMULDIVU32 *PFNIEMAIMPLMULDIVU32;
1277	FNIEMAIMPLMULDIVU32 iemAImpl_mul_u32, iemAImpl_imul_u32;
1278	FNIEMAIMPLMULDIVU32 iemAImpl_div_u32, iemAImpl_idiv_u32;
1279
1280	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU64,(uint64_t pu64RAX, uint64_t pu64RDX, uint64_t u64FactorDivisor, uint32_t *pEFlags));
1281	typedef FNIEMAIMPLMULDIVU64 *PFNIEMAIMPLMULDIVU64;
1282	FNIEMAIMPLMULDIVU64 iemAImpl_mul_u64, iemAImpl_imul_u64;
1283	FNIEMAIMPLMULDIVU64 iemAImpl_div_u64, iemAImpl_idiv_u64;
1284	/** @} */
1285
1286	/** @name Byte Swap.
1287	* @{ */
1288	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u16,(uint32_t pu32Dst)); / Yes, 32-bit register access. */
1289	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u32,(uint32_t *pu32Dst));
1290	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u64,(uint64_t *pu64Dst));
1291	/** @} */
1292
1293	/** @name Misc.
1294	* @{ */
1295	FNIEMAIMPLBINU16 iemAImpl_arpl;
1296	/** @} */
1297
1298
1299	/** @name FPU operations taking a 32-bit float argument
1300	* @{ */
1301	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1302	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1303	typedef FNIEMAIMPLFPUR32FSW *PFNIEMAIMPLFPUR32FSW;
1304
1305	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1306	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1307	typedef FNIEMAIMPLFPUR32 *PFNIEMAIMPLFPUR32;
1308
1309	FNIEMAIMPLFPUR32FSW iemAImpl_fcom_r80_by_r32;
1310	FNIEMAIMPLFPUR32 iemAImpl_fadd_r80_by_r32;
1311	FNIEMAIMPLFPUR32 iemAImpl_fmul_r80_by_r32;
1312	FNIEMAIMPLFPUR32 iemAImpl_fsub_r80_by_r32;
1313	FNIEMAIMPLFPUR32 iemAImpl_fsubr_r80_by_r32;
1314	FNIEMAIMPLFPUR32 iemAImpl_fdiv_r80_by_r32;
1315	FNIEMAIMPLFPUR32 iemAImpl_fdivr_r80_by_r32;
1316
1317	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT32U pr32Val));
1318	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1319	PRTFLOAT32U pr32Val, PCRTFLOAT80U pr80Val));
1320	/** @} */
1321
1322	/** @name FPU operations taking a 64-bit float argument
1323	* @{ */
1324	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1325	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1326	typedef FNIEMAIMPLFPUR64 *PFNIEMAIMPLFPUR64;
1327
1328	FNIEMAIMPLFPUR64 iemAImpl_fadd_r80_by_r64;
1329	FNIEMAIMPLFPUR64 iemAImpl_fmul_r80_by_r64;
1330	FNIEMAIMPLFPUR64 iemAImpl_fsub_r80_by_r64;
1331	FNIEMAIMPLFPUR64 iemAImpl_fsubr_r80_by_r64;
1332	FNIEMAIMPLFPUR64 iemAImpl_fdiv_r80_by_r64;
1333	FNIEMAIMPLFPUR64 iemAImpl_fdivr_r80_by_r64;
1334
1335	IEM_DECL_IMPL_DEF(void, iemAImpl_fcom_r80_by_r64,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1336	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1337	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT64U pr64Val));
1338	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1339	PRTFLOAT64U pr32Val, PCRTFLOAT80U pr80Val));
1340	/** @} */
1341
1342	/** @name FPU operations taking a 80-bit float argument
1343	* @{ */
1344	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1345	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1346	typedef FNIEMAIMPLFPUR80 *PFNIEMAIMPLFPUR80;
1347	FNIEMAIMPLFPUR80 iemAImpl_fadd_r80_by_r80;
1348	FNIEMAIMPLFPUR80 iemAImpl_fmul_r80_by_r80;
1349	FNIEMAIMPLFPUR80 iemAImpl_fsub_r80_by_r80;
1350	FNIEMAIMPLFPUR80 iemAImpl_fsubr_r80_by_r80;
1351	FNIEMAIMPLFPUR80 iemAImpl_fdiv_r80_by_r80;
1352	FNIEMAIMPLFPUR80 iemAImpl_fdivr_r80_by_r80;
1353	FNIEMAIMPLFPUR80 iemAImpl_fprem_r80_by_r80;
1354	FNIEMAIMPLFPUR80 iemAImpl_fprem1_r80_by_r80;
1355	FNIEMAIMPLFPUR80 iemAImpl_fscale_r80_by_r80;
1356
1357	FNIEMAIMPLFPUR80 iemAImpl_fpatan_r80_by_r80;
1358	FNIEMAIMPLFPUR80 iemAImpl_fyl2x_r80_by_r80;
1359	FNIEMAIMPLFPUR80 iemAImpl_fyl2xp1_r80_by_r80;
1360
1361	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1362	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1363	typedef FNIEMAIMPLFPUR80FSW *PFNIEMAIMPLFPUR80FSW;
1364	FNIEMAIMPLFPUR80FSW iemAImpl_fcom_r80_by_r80;
1365	FNIEMAIMPLFPUR80FSW iemAImpl_fucom_r80_by_r80;
1366
1367	typedef IEM_DECL_IMPL_TYPE(uint32_t, FNIEMAIMPLFPUR80EFL,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1368	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1369	typedef FNIEMAIMPLFPUR80EFL *PFNIEMAIMPLFPUR80EFL;
1370	FNIEMAIMPLFPUR80EFL iemAImpl_fcomi_r80_by_r80;
1371	FNIEMAIMPLFPUR80EFL iemAImpl_fucomi_r80_by_r80;
1372
1373	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARY,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1374	typedef FNIEMAIMPLFPUR80UNARY *PFNIEMAIMPLFPUR80UNARY;
1375	FNIEMAIMPLFPUR80UNARY iemAImpl_fabs_r80;
1376	FNIEMAIMPLFPUR80UNARY iemAImpl_fchs_r80;
1377	FNIEMAIMPLFPUR80UNARY iemAImpl_f2xm1_r80;
1378	FNIEMAIMPLFPUR80UNARY iemAImpl_fsqrt_r80;
1379	FNIEMAIMPLFPUR80UNARY iemAImpl_frndint_r80;
1380	FNIEMAIMPLFPUR80UNARY iemAImpl_fsin_r80;
1381	FNIEMAIMPLFPUR80UNARY iemAImpl_fcos_r80;
1382
1383	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYFSW,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw, PCRTFLOAT80U pr80Val));
1384	typedef FNIEMAIMPLFPUR80UNARYFSW *PFNIEMAIMPLFPUR80UNARYFSW;
1385	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_ftst_r80;
1386	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_fxam_r80;
1387
1388	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80LDCONST,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes));
1389	typedef FNIEMAIMPLFPUR80LDCONST *PFNIEMAIMPLFPUR80LDCONST;
1390	FNIEMAIMPLFPUR80LDCONST iemAImpl_fld1;
1391	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2t;
1392	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2e;
1393	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldpi;
1394	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldlg2;
1395	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldln2;
1396	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldz;
1397
1398	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYTWO,(PCX86FXSTATE pFpuState, PIEMFPURESULTTWO pFpuResTwo,
1399	PCRTFLOAT80U pr80Val));
1400	typedef FNIEMAIMPLFPUR80UNARYTWO *PFNIEMAIMPLFPUR80UNARYTWO;
1401	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fptan_r80_r80;
1402	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fxtract_r80_r80;
1403	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fsincos_r80_r80;
1404
1405	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r80_from_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1406	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r80,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1407	PRTFLOAT80U pr80Dst, PCRTFLOAT80U pr80Src));
1408
1409	/** @} */
1410
1411	/** @name FPU operations taking a 16-bit signed integer argument
1412	* @{ */
1413	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI16,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1414	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1415	typedef FNIEMAIMPLFPUI16 *PFNIEMAIMPLFPUI16;
1416
1417	FNIEMAIMPLFPUI16 iemAImpl_fiadd_r80_by_i16;
1418	FNIEMAIMPLFPUI16 iemAImpl_fimul_r80_by_i16;
1419	FNIEMAIMPLFPUI16 iemAImpl_fisub_r80_by_i16;
1420	FNIEMAIMPLFPUI16 iemAImpl_fisubr_r80_by_i16;
1421	FNIEMAIMPLFPUI16 iemAImpl_fidiv_r80_by_i16;
1422	FNIEMAIMPLFPUI16 iemAImpl_fidivr_r80_by_i16;
1423
1424	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1425	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1426
1427	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i16_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int16_t const *pi16Val));
1428	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1429	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1430	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1431	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1432	/** @} */
1433
1434	/** @name FPU operations taking a 32-bit signed integer argument
1435	* @{ */
1436	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1437	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1438	typedef FNIEMAIMPLFPUI32 *PFNIEMAIMPLFPUI32;
1439
1440	FNIEMAIMPLFPUI32 iemAImpl_fiadd_r80_by_i32;
1441	FNIEMAIMPLFPUI32 iemAImpl_fimul_r80_by_i32;
1442	FNIEMAIMPLFPUI32 iemAImpl_fisub_r80_by_i32;
1443	FNIEMAIMPLFPUI32 iemAImpl_fisubr_r80_by_i32;
1444	FNIEMAIMPLFPUI32 iemAImpl_fidiv_r80_by_i32;
1445	FNIEMAIMPLFPUI32 iemAImpl_fidivr_r80_by_i32;
1446
1447	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1448	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1449
1450	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int32_t const *pi32Val));
1451	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1452	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1453	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1454	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1455	/** @} */
1456
1457	/** @name FPU operations taking a 64-bit signed integer argument
1458	* @{ */
1459	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1460	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1461	typedef FNIEMAIMPLFPUI64 *PFNIEMAIMPLFPUI64;
1462
1463	FNIEMAIMPLFPUI64 iemAImpl_fiadd_r80_by_i64;
1464	FNIEMAIMPLFPUI64 iemAImpl_fimul_r80_by_i64;
1465	FNIEMAIMPLFPUI64 iemAImpl_fisub_r80_by_i64;
1466	FNIEMAIMPLFPUI64 iemAImpl_fisubr_r80_by_i64;
1467	FNIEMAIMPLFPUI64 iemAImpl_fidiv_r80_by_i64;
1468	FNIEMAIMPLFPUI64 iemAImpl_fidivr_r80_by_i64;
1469
1470	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1471	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1472
1473	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int64_t const *pi64Val));
1474	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1475	int64_t *pi64Val, PCRTFLOAT80U pr80Val));
1476	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1477	int64_t *pi32Val, PCRTFLOAT80U pr80Val));
1478	/** @} */
1479
1480
1481	/** Temporary type representing a 256-bit vector register. */
1482	typedef struct {uint64_t au64[4]; } IEMVMM256;
1483	/** Temporary type pointing to a 256-bit vector register. */
1484	typedef IEMVMM256 *PIEMVMM256;
1485	/** Temporary type pointing to a const 256-bit vector register. */
1486	typedef IEMVMM256 *PCIEMVMM256;
1487
1488
1489	/** @name Media (SSE/MMX/AVX) operations: full1 + full2 -> full1.
1490	* @{ */
1491	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1492	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF2U64;
1493	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, PCRTUINT128U pu128Src));
1494	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF2U128;
1495	FNIEMAIMPLMEDIAF2U64 iemAImpl_pxor_u64, iemAImpl_pcmpeqb_u64, iemAImpl_pcmpeqw_u64, iemAImpl_pcmpeqd_u64;
1496	FNIEMAIMPLMEDIAF2U128 iemAImpl_pxor_u128, iemAImpl_pcmpeqb_u128, iemAImpl_pcmpeqw_u128, iemAImpl_pcmpeqd_u128;
1497	/** @} */
1498
1499	/** @name Media (SSE/MMX/AVX) operations: lowhalf1 + lowhalf1 -> full1.
1500	* @{ */
1501	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint32_t const pu32Src));
1502	typedef FNIEMAIMPLMEDIAF1L1U64 *PFNIEMAIMPLMEDIAF1L1U64;
1503	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, uint64_t const *pu64Src));
1504	typedef FNIEMAIMPLMEDIAF1L1U128 *PFNIEMAIMPLMEDIAF1L1U128;
1505	FNIEMAIMPLMEDIAF1L1U64 iemAImpl_punpcklbw_u64, iemAImpl_punpcklwd_u64, iemAImpl_punpckldq_u64;
1506	FNIEMAIMPLMEDIAF1L1U128 iemAImpl_punpcklbw_u128, iemAImpl_punpcklwd_u128, iemAImpl_punpckldq_u128, iemAImpl_punpcklqdq_u128;
1507	/** @} */
1508
1509	/** @name Media (SSE/MMX/AVX) operations: hihalf1 + hihalf2 -> full1.
1510	* @{ */
1511	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1512	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF1H1U64;
1513	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, PCRTUINT128U pu128Src));
1514	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF1H1U128;
1515	FNIEMAIMPLMEDIAF1H1U64 iemAImpl_punpckhbw_u64, iemAImpl_punpckhwd_u64, iemAImpl_punpckhdq_u64;
1516	FNIEMAIMPLMEDIAF1H1U128 iemAImpl_punpckhbw_u128, iemAImpl_punpckhwd_u128, iemAImpl_punpckhdq_u128, iemAImpl_punpckhqdq_u128;
1517	/** @} */
1518
1519	/** @name Media (SSE/MMX/AVX) operation: Packed Shuffle Stuff (evil)
1520	* @{ */
1521	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAPSHUF,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst,
1522	PCRTUINT128U pu128Src, uint8_t bEvil));
1523	typedef FNIEMAIMPLMEDIAPSHUF *PFNIEMAIMPLMEDIAPSHUF;
1524	FNIEMAIMPLMEDIAPSHUF iemAImpl_pshufhw, iemAImpl_pshuflw, iemAImpl_pshufd;
1525	IEM_DECL_IMPL_DEF(void, iemAImpl_pshufw,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src, uint8_t bEvil));
1526	/** @} */
1527
1528	/** @name Media (SSE/MMX/AVX) operation: Move Byte Mask
1529	* @{ */
1530	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1531	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u128,(PCX86FXSTATE pFpuState, uint64_t *pu64Dst, PCRTUINT128U pu128Src));
1532	/** @} */
1533
1534	/** @name Media (SSE/MMX/AVX) operation: Sort this later
1535	* @{ */
1536	IEM_DECL_IMPL_DEF(void, iemAImpl_movsldup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, PCRTUINT128U puSrc));
1537	IEM_DECL_IMPL_DEF(void, iemAImpl_movshdup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, PCRTUINT128U puSrc));
1538	IEM_DECL_IMPL_DEF(void, iemAImpl_movddup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, uint64_t uSrc));
1539
1540	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovsldup_256_rr,(PX86XSAVEAREA pXState, uint8_t iYRegDst, uint8_t iYRegSrc));
1541	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovsldup_256_rm,(PX86XSAVEAREA pXState, uint8_t iYRegDst, PCRTUINT256U pSrc));
1542	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovddup_256_rr,(PX86XSAVEAREA pXState, uint8_t iYRegDst, uint8_t iYRegSrc));
1543	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovddup_256_rm,(PX86XSAVEAREA pXState, uint8_t iYRegDst, PCRTUINT256U pSrc));
1544
1545	/** @} */
1546
1547
1548	/** @name Function tables.
1549	* @{
1550	*/
1551
1552	/**
1553	* Function table for a binary operator providing implementation based on
1554	* operand size.
1555	*/
1556	typedef struct IEMOPBINSIZES
1557	{
1558	PFNIEMAIMPLBINU8 pfnNormalU8, pfnLockedU8;
1559	PFNIEMAIMPLBINU16 pfnNormalU16, pfnLockedU16;
1560	PFNIEMAIMPLBINU32 pfnNormalU32, pfnLockedU32;
1561	PFNIEMAIMPLBINU64 pfnNormalU64, pfnLockedU64;
1562	} IEMOPBINSIZES;
1563	/** Pointer to a binary operator function table. */
1564	typedef IEMOPBINSIZES const *PCIEMOPBINSIZES;
1565
1566
1567	/**
1568	* Function table for a unary operator providing implementation based on
1569	* operand size.
1570	*/
1571	typedef struct IEMOPUNARYSIZES
1572	{
1573	PFNIEMAIMPLUNARYU8 pfnNormalU8, pfnLockedU8;
1574	PFNIEMAIMPLUNARYU16 pfnNormalU16, pfnLockedU16;
1575	PFNIEMAIMPLUNARYU32 pfnNormalU32, pfnLockedU32;
1576	PFNIEMAIMPLUNARYU64 pfnNormalU64, pfnLockedU64;
1577	} IEMOPUNARYSIZES;
1578	/** Pointer to a unary operator function table. */
1579	typedef IEMOPUNARYSIZES const *PCIEMOPUNARYSIZES;
1580
1581
1582	/**
1583	* Function table for a shift operator providing implementation based on
1584	* operand size.
1585	*/
1586	typedef struct IEMOPSHIFTSIZES
1587	{
1588	PFNIEMAIMPLSHIFTU8 pfnNormalU8;
1589	PFNIEMAIMPLSHIFTU16 pfnNormalU16;
1590	PFNIEMAIMPLSHIFTU32 pfnNormalU32;
1591	PFNIEMAIMPLSHIFTU64 pfnNormalU64;
1592	} IEMOPSHIFTSIZES;
1593	/** Pointer to a shift operator function table. */
1594	typedef IEMOPSHIFTSIZES const *PCIEMOPSHIFTSIZES;
1595
1596
1597	/**
1598	* Function table for a multiplication or division operation.
1599	*/
1600	typedef struct IEMOPMULDIVSIZES
1601	{
1602	PFNIEMAIMPLMULDIVU8 pfnU8;
1603	PFNIEMAIMPLMULDIVU16 pfnU16;
1604	PFNIEMAIMPLMULDIVU32 pfnU32;
1605	PFNIEMAIMPLMULDIVU64 pfnU64;
1606	} IEMOPMULDIVSIZES;
1607	/** Pointer to a multiplication or division operation function table. */
1608	typedef IEMOPMULDIVSIZES const *PCIEMOPMULDIVSIZES;
1609
1610
1611	/**
1612	* Function table for a double precision shift operator providing implementation
1613	* based on operand size.
1614	*/
1615	typedef struct IEMOPSHIFTDBLSIZES
1616	{
1617	PFNIEMAIMPLSHIFTDBLU16 pfnNormalU16;
1618	PFNIEMAIMPLSHIFTDBLU32 pfnNormalU32;
1619	PFNIEMAIMPLSHIFTDBLU64 pfnNormalU64;
1620	} IEMOPSHIFTDBLSIZES;
1621	/** Pointer to a double precision shift function table. */
1622	typedef IEMOPSHIFTDBLSIZES const *PCIEMOPSHIFTDBLSIZES;
1623
1624
1625	/**
1626	* Function table for media instruction taking two full sized media registers,
1627	* optionally the 2nd being a memory reference (only modifying the first op.)
1628	*/
1629	typedef struct IEMOPMEDIAF2
1630	{
1631	PFNIEMAIMPLMEDIAF2U64 pfnU64;
1632	PFNIEMAIMPLMEDIAF2U128 pfnU128;
1633	} IEMOPMEDIAF2;
1634	/** Pointer to a media operation function table for full sized ops. */
1635	typedef IEMOPMEDIAF2 const *PCIEMOPMEDIAF2;
1636
1637	/**
1638	* Function table for media instruction taking taking one full and one lower
1639	* half media register.
1640	*/
1641	typedef struct IEMOPMEDIAF1L1
1642	{
1643	PFNIEMAIMPLMEDIAF1L1U64 pfnU64;
1644	PFNIEMAIMPLMEDIAF1L1U128 pfnU128;
1645	} IEMOPMEDIAF1L1;
1646	/** Pointer to a media operation function table for lowhalf+lowhalf -> full. */
1647	typedef IEMOPMEDIAF1L1 const *PCIEMOPMEDIAF1L1;
1648
1649	/**
1650	* Function table for media instruction taking taking one full and one high half
1651	* media register.
1652	*/
1653	typedef struct IEMOPMEDIAF1H1
1654	{
1655	PFNIEMAIMPLMEDIAF1H1U64 pfnU64;
1656	PFNIEMAIMPLMEDIAF1H1U128 pfnU128;
1657	} IEMOPMEDIAF1H1;
1658	/** Pointer to a media operation function table for hihalf+hihalf -> full. */
1659	typedef IEMOPMEDIAF1H1 const *PCIEMOPMEDIAF1H1;
1660
1661
1662	/** @} */
1663
1664
1665	/** @name C instruction implementations for anything slightly complicated.
1666	* @{ */
1667
1668	/**
1669	* For typedef'ing or declaring a C instruction implementation function taking
1670	* no extra arguments.
1671	*
1672	* @param a_Name The name of the type.
1673	*/
1674	# define IEM_CIMPL_DECL_TYPE_0(a_Name) \
1675	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr))
1676	/**
1677	* For defining a C instruction implementation function taking no extra
1678	* arguments.
1679	*
1680	* @param a_Name The name of the function
1681	*/
1682	# define IEM_CIMPL_DEF_0(a_Name) \
1683	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr))
1684	/**
1685	* For calling a C instruction implementation function taking no extra
1686	* arguments.
1687	*
1688	* This special call macro adds default arguments to the call and allow us to
1689	* change these later.
1690	*
1691	* @param a_fn The name of the function.
1692	*/
1693	# define IEM_CIMPL_CALL_0(a_fn) a_fn(pVCpu, cbInstr)
1694
1695	/**
1696	* For typedef'ing or declaring a C instruction implementation function taking
1697	* one extra argument.
1698	*
1699	* @param a_Name The name of the type.
1700	* @param a_Type0 The argument type.
1701	* @param a_Arg0 The argument name.
1702	*/
1703	# define IEM_CIMPL_DECL_TYPE_1(a_Name, a_Type0, a_Arg0) \
1704	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1705	/**
1706	* For defining a C instruction implementation function taking one extra
1707	* argument.
1708	*
1709	* @param a_Name The name of the function
1710	* @param a_Type0 The argument type.
1711	* @param a_Arg0 The argument name.
1712	*/
1713	# define IEM_CIMPL_DEF_1(a_Name, a_Type0, a_Arg0) \
1714	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1715	/**
1716	* For calling a C instruction implementation function taking one extra
1717	* argument.
1718	*
1719	* This special call macro adds default arguments to the call and allow us to
1720	* change these later.
1721	*
1722	* @param a_fn The name of the function.
1723	* @param a0 The name of the 1st argument.
1724	*/
1725	# define IEM_CIMPL_CALL_1(a_fn, a0) a_fn(pVCpu, cbInstr, (a0))
1726
1727	/**
1728	* For typedef'ing or declaring a C instruction implementation function taking
1729	* two extra arguments.
1730	*
1731	* @param a_Name The name of the type.
1732	* @param a_Type0 The type of the 1st argument
1733	* @param a_Arg0 The name of the 1st argument.
1734	* @param a_Type1 The type of the 2nd argument.
1735	* @param a_Arg1 The name of the 2nd argument.
1736	*/
1737	# define IEM_CIMPL_DECL_TYPE_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1738	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1739	/**
1740	* For defining a C instruction implementation function taking two extra
1741	* arguments.
1742	*
1743	* @param a_Name The name of the function.
1744	* @param a_Type0 The type of the 1st argument
1745	* @param a_Arg0 The name of the 1st argument.
1746	* @param a_Type1 The type of the 2nd argument.
1747	* @param a_Arg1 The name of the 2nd argument.
1748	*/
1749	# define IEM_CIMPL_DEF_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1750	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1751	/**
1752	* For calling a C instruction implementation function taking two extra
1753	* arguments.
1754	*
1755	* This special call macro adds default arguments to the call and allow us to
1756	* change these later.
1757	*
1758	* @param a_fn The name of the function.
1759	* @param a0 The name of the 1st argument.
1760	* @param a1 The name of the 2nd argument.
1761	*/
1762	# define IEM_CIMPL_CALL_2(a_fn, a0, a1) a_fn(pVCpu, cbInstr, (a0), (a1))
1763
1764	/**
1765	* For typedef'ing or declaring a C instruction implementation function taking
1766	* three extra arguments.
1767	*
1768	* @param a_Name The name of the type.
1769	* @param a_Type0 The type of the 1st argument
1770	* @param a_Arg0 The name of the 1st argument.
1771	* @param a_Type1 The type of the 2nd argument.
1772	* @param a_Arg1 The name of the 2nd argument.
1773	* @param a_Type2 The type of the 3rd argument.
1774	* @param a_Arg2 The name of the 3rd argument.
1775	*/
1776	# define IEM_CIMPL_DECL_TYPE_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1777	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1778	/**
1779	* For defining a C instruction implementation function taking three extra
1780	* arguments.
1781	*
1782	* @param a_Name The name of the function.
1783	* @param a_Type0 The type of the 1st argument
1784	* @param a_Arg0 The name of the 1st argument.
1785	* @param a_Type1 The type of the 2nd argument.
1786	* @param a_Arg1 The name of the 2nd argument.
1787	* @param a_Type2 The type of the 3rd argument.
1788	* @param a_Arg2 The name of the 3rd argument.
1789	*/
1790	# define IEM_CIMPL_DEF_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1791	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1792	/**
1793	* For calling a C instruction implementation function taking three extra
1794	* arguments.
1795	*
1796	* This special call macro adds default arguments to the call and allow us to
1797	* change these later.
1798	*
1799	* @param a_fn The name of the function.
1800	* @param a0 The name of the 1st argument.
1801	* @param a1 The name of the 2nd argument.
1802	* @param a2 The name of the 3rd argument.
1803	*/
1804	# define IEM_CIMPL_CALL_3(a_fn, a0, a1, a2) a_fn(pVCpu, cbInstr, (a0), (a1), (a2))
1805
1806
1807	/**
1808	* For typedef'ing or declaring a C instruction implementation function taking
1809	* four extra arguments.
1810	*
1811	* @param a_Name The name of the type.
1812	* @param a_Type0 The type of the 1st argument
1813	* @param a_Arg0 The name of the 1st argument.
1814	* @param a_Type1 The type of the 2nd argument.
1815	* @param a_Arg1 The name of the 2nd argument.
1816	* @param a_Type2 The type of the 3rd argument.
1817	* @param a_Arg2 The name of the 3rd argument.
1818	* @param a_Type3 The type of the 4th argument.
1819	* @param a_Arg3 The name of the 4th argument.
1820	*/
1821	# define IEM_CIMPL_DECL_TYPE_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1822	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, a_Type3 a_Arg3))
1823	/**
1824	* For defining a C instruction implementation function taking four extra
1825	* arguments.
1826	*
1827	* @param a_Name The name of the function.
1828	* @param a_Type0 The type of the 1st argument
1829	* @param a_Arg0 The name of the 1st argument.
1830	* @param a_Type1 The type of the 2nd argument.
1831	* @param a_Arg1 The name of the 2nd argument.
1832	* @param a_Type2 The type of the 3rd argument.
1833	* @param a_Arg2 The name of the 3rd argument.
1834	* @param a_Type3 The type of the 4th argument.
1835	* @param a_Arg3 The name of the 4th argument.
1836	*/
1837	# define IEM_CIMPL_DEF_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1838	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, \
1839	a_Type2 a_Arg2, a_Type3 a_Arg3))
1840	/**
1841	* For calling a C instruction implementation function taking four extra
1842	* arguments.
1843	*
1844	* This special call macro adds default arguments to the call and allow us to
1845	* change these later.
1846	*
1847	* @param a_fn The name of the function.
1848	* @param a0 The name of the 1st argument.
1849	* @param a1 The name of the 2nd argument.
1850	* @param a2 The name of the 3rd argument.
1851	* @param a3 The name of the 4th argument.
1852	*/
1853	# define IEM_CIMPL_CALL_4(a_fn, a0, a1, a2, a3) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3))
1854
1855
1856	/**
1857	* For typedef'ing or declaring a C instruction implementation function taking
1858	* five extra arguments.
1859	*
1860	* @param a_Name The name of the type.
1861	* @param a_Type0 The type of the 1st argument
1862	* @param a_Arg0 The name of the 1st argument.
1863	* @param a_Type1 The type of the 2nd argument.
1864	* @param a_Arg1 The name of the 2nd argument.
1865	* @param a_Type2 The type of the 3rd argument.
1866	* @param a_Arg2 The name of the 3rd argument.
1867	* @param a_Type3 The type of the 4th argument.
1868	* @param a_Arg3 The name of the 4th argument.
1869	* @param a_Type4 The type of the 5th argument.
1870	* @param a_Arg4 The name of the 5th argument.
1871	*/
1872	# define IEM_CIMPL_DECL_TYPE_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1873	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, \
1874	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1875	a_Type3 a_Arg3, a_Type4 a_Arg4))
1876	/**
1877	* For defining a C instruction implementation function taking five extra
1878	* arguments.
1879	*
1880	* @param a_Name The name of the function.
1881	* @param a_Type0 The type of the 1st argument
1882	* @param a_Arg0 The name of the 1st argument.
1883	* @param a_Type1 The type of the 2nd argument.
1884	* @param a_Arg1 The name of the 2nd argument.
1885	* @param a_Type2 The type of the 3rd argument.
1886	* @param a_Arg2 The name of the 3rd argument.
1887	* @param a_Type3 The type of the 4th argument.
1888	* @param a_Arg3 The name of the 4th argument.
1889	* @param a_Type4 The type of the 5th argument.
1890	* @param a_Arg4 The name of the 5th argument.
1891	*/
1892	# define IEM_CIMPL_DEF_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1893	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, \
1894	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1895	a_Type3 a_Arg3, a_Type4 a_Arg4))
1896	/**
1897	* For calling a C instruction implementation function taking five extra
1898	* arguments.
1899	*
1900	* This special call macro adds default arguments to the call and allow us to
1901	* change these later.
1902	*
1903	* @param a_fn The name of the function.
1904	* @param a0 The name of the 1st argument.
1905	* @param a1 The name of the 2nd argument.
1906	* @param a2 The name of the 3rd argument.
1907	* @param a3 The name of the 4th argument.
1908	* @param a4 The name of the 5th argument.
1909	*/
1910	# define IEM_CIMPL_CALL_5(a_fn, a0, a1, a2, a3, a4) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3), (a4))
1911
1912	/** @} */
1913
1914
1915	/** @} */
1916
1917	RT_C_DECLS_END
1918
1919	#endif /* !VMM_INCLUDED_SRC_include_IEMInternal_h */
1920

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/include/IEMInternal.h@ 92780

Download in other formats: