IEMInternal.h@ 93828

Last change on this file since 93828 was 93650, checked in by vboxsync, 3 years ago
VMM/PGM,*: Split the physical access handler type registration into separate ring-0 and ring-3 steps, expanding the type to 64-bit. bugref:10094
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 82.1 KB

Line
1	/* $Id: IEMInternal.h 93650 2022-02-08 10:43:53Z vboxsync $ */
2	/** @file
3	* IEM - Internal header file.
4	*/
5
6	/*
7	* Copyright (C) 2011-2022 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	#ifndef VMM_INCLUDED_SRC_include_IEMInternal_h
19	#define VMM_INCLUDED_SRC_include_IEMInternal_h
20	#ifndef RT_WITHOUT_PRAGMA_ONCE
21	# pragma once
22	#endif
23
24	#include <VBox/vmm/cpum.h>
25	#include <VBox/vmm/iem.h>
26	#include <VBox/vmm/pgm.h>
27	#include <VBox/vmm/stam.h>
28	#include <VBox/param.h>
29
30	#include <setjmp.h>
31
32
33	RT_C_DECLS_BEGIN
34
35
36	/** @defgroup grp_iem_int Internals
37	* @ingroup grp_iem
38	* @internal
39	* @{
40	*/
41
42	/** For expanding symbol in slickedit and other products tagging and
43	* crossreferencing IEM symbols. */
44	#ifndef IEM_STATIC
45	# define IEM_STATIC static
46	#endif
47
48	/** @def IEM_WITH_3DNOW
49	* Includes the 3DNow decoding. */
50	#define IEM_WITH_3DNOW
51
52	/** @def IEM_WITH_THREE_0F_38
53	* Includes the three byte opcode map for instrs starting with 0x0f 0x38. */
54	#define IEM_WITH_THREE_0F_38
55
56	/** @def IEM_WITH_THREE_0F_3A
57	* Includes the three byte opcode map for instrs starting with 0x0f 0x38. */
58	#define IEM_WITH_THREE_0F_3A
59
60	/** @def IEM_WITH_VEX
61	* Includes the VEX decoding. */
62	#define IEM_WITH_VEX
63
64	/** @def IEM_CFG_TARGET_CPU
65	* The minimum target CPU for the IEM emulation (IEMTARGETCPU_XXX value).
66	*
67	* By default we allow this to be configured by the user via the
68	* CPUM/GuestCpuName config string, but this comes at a slight cost during
69	* decoding. So, for applications of this code where there is no need to
70	* be dynamic wrt target CPU, just modify this define.
71	*/
72	#if !defined(IEM_CFG_TARGET_CPU) \|\| defined(DOXYGEN_RUNNING)
73	# define IEM_CFG_TARGET_CPU IEMTARGETCPU_DYNAMIC
74	#endif
75
76
77	//#define IEM_WITH_CODE_TLB// - work in progress
78
79
80	#if !defined(IN_TSTVMSTRUCT) && !defined(DOXYGEN_RUNNING)
81	/** Instruction statistics. */
82	typedef struct IEMINSTRSTATS
83	{
84	# define IEM_DO_INSTR_STAT(a_Name, a_szDesc) uint32_t a_Name;
85	# include "IEMInstructionStatisticsTmpl.h"
86	# undef IEM_DO_INSTR_STAT
87	} IEMINSTRSTATS;
88	#else
89	struct IEMINSTRSTATS;
90	typedef struct IEMINSTRSTATS IEMINSTRSTATS;
91	#endif
92	/** Pointer to IEM instruction statistics. */
93	typedef IEMINSTRSTATS *PIEMINSTRSTATS;
94
95	/** Finish and move to types.h */
96	typedef union
97	{
98	uint32_t u32;
99	} RTFLOAT32U;
100	typedef RTFLOAT32U *PRTFLOAT32U;
101	typedef RTFLOAT32U const *PCRTFLOAT32U;
102
103
104	/**
105	* Extended operand mode that includes a representation of 8-bit.
106	*
107	* This is used for packing down modes when invoking some C instruction
108	* implementations.
109	*/
110	typedef enum IEMMODEX
111	{
112	IEMMODEX_16BIT = IEMMODE_16BIT,
113	IEMMODEX_32BIT = IEMMODE_32BIT,
114	IEMMODEX_64BIT = IEMMODE_64BIT,
115	IEMMODEX_8BIT
116	} IEMMODEX;
117	AssertCompileSize(IEMMODEX, 4);
118
119
120	/**
121	* Branch types.
122	*/
123	typedef enum IEMBRANCH
124	{
125	IEMBRANCH_JUMP = 1,
126	IEMBRANCH_CALL,
127	IEMBRANCH_TRAP,
128	IEMBRANCH_SOFTWARE_INT,
129	IEMBRANCH_HARDWARE_INT
130	} IEMBRANCH;
131	AssertCompileSize(IEMBRANCH, 4);
132
133
134	/**
135	* INT instruction types.
136	*/
137	typedef enum IEMINT
138	{
139	/** INT n instruction (opcode 0xcd imm). */
140	IEMINT_INTN = 0,
141	/** Single byte INT3 instruction (opcode 0xcc). */
142	IEMINT_INT3 = IEM_XCPT_FLAGS_BP_INSTR,
143	/** Single byte INTO instruction (opcode 0xce). */
144	IEMINT_INTO = IEM_XCPT_FLAGS_OF_INSTR,
145	/** Single byte INT1 (ICEBP) instruction (opcode 0xf1). */
146	IEMINT_INT1 = IEM_XCPT_FLAGS_ICEBP_INSTR
147	} IEMINT;
148	AssertCompileSize(IEMINT, 4);
149
150
151	/**
152	* A FPU result.
153	*/
154	typedef struct IEMFPURESULT
155	{
156	/** The output value. */
157	RTFLOAT80U r80Result;
158	/** The output status. */
159	uint16_t FSW;
160	} IEMFPURESULT;
161	AssertCompileMemberOffset(IEMFPURESULT, FSW, 10);
162	/** Pointer to a FPU result. */
163	typedef IEMFPURESULT *PIEMFPURESULT;
164	/** Pointer to a const FPU result. */
165	typedef IEMFPURESULT const *PCIEMFPURESULT;
166
167
168	/**
169	* A FPU result consisting of two output values and FSW.
170	*/
171	typedef struct IEMFPURESULTTWO
172	{
173	/** The first output value. */
174	RTFLOAT80U r80Result1;
175	/** The output status. */
176	uint16_t FSW;
177	/** The second output value. */
178	RTFLOAT80U r80Result2;
179	} IEMFPURESULTTWO;
180	AssertCompileMemberOffset(IEMFPURESULTTWO, FSW, 10);
181	AssertCompileMemberOffset(IEMFPURESULTTWO, r80Result2, 12);
182	/** Pointer to a FPU result consisting of two output values and FSW. */
183	typedef IEMFPURESULTTWO *PIEMFPURESULTTWO;
184	/** Pointer to a const FPU result consisting of two output values and FSW. */
185	typedef IEMFPURESULTTWO const *PCIEMFPURESULTTWO;
186
187
188	/**
189	* IEM TLB entry.
190	*
191	* Lookup assembly:
192	* @code{.asm}
193	; Calculate tag.
194	mov rax, [VA]
195	shl rax, 16
196	shr rax, 16 + X86_PAGE_SHIFT
197	or rax, [uTlbRevision]
198
199	; Do indexing.
200	movzx ecx, al
201	lea rcx, [pTlbEntries + rcx]
202
203	; Check tag.
204	cmp [rcx + IEMTLBENTRY.uTag], rax
205	jne .TlbMiss
206
207	; Check access.
208	movsx rax, ACCESS_FLAGS \| MAPPING_R3_NOT_VALID \| 0xffffff00
209	and rax, [rcx + IEMTLBENTRY.fFlagsAndPhysRev]
210	cmp rax, [uTlbPhysRev]
211	jne .TlbMiss
212
213	; Calc address and we're done.
214	mov eax, X86_PAGE_OFFSET_MASK
215	and eax, [VA]
216	or rax, [rcx + IEMTLBENTRY.pMappingR3]
217	%ifdef VBOX_WITH_STATISTICS
218	inc qword [cTlbHits]
219	%endif
220	jmp .Done
221
222	.TlbMiss:
223	mov r8d, ACCESS_FLAGS
224	mov rdx, [VA]
225	mov rcx, [pVCpu]
226	call iemTlbTypeMiss
227	.Done:
228
229	@endcode
230	*
231	*/
232	typedef struct IEMTLBENTRY
233	{
234	/** The TLB entry tag.
235	* Bits 35 thru 0 are made up of the virtual address shifted right 12 bits.
236	* Bits 63 thru 36 are made up of the TLB revision (zero means invalid).
237	*
238	* The TLB lookup code uses the current TLB revision, which won't ever be zero,
239	* enabling an extremely cheap TLB invalidation most of the time. When the TLB
240	* revision wraps around though, the tags needs to be zeroed.
241	*
242	* @note Try use SHRD instruction? After seeing
243	* https://gmplib.org/~tege/x86-timing.pdf, maybe not.
244	*/
245	uint64_t uTag;
246	/** Access flags and physical TLB revision.
247	*
248	* - Bit 0 - page tables - not executable (X86_PTE_PAE_NX).
249	* - Bit 1 - page tables - not writable (complemented X86_PTE_RW).
250	* - Bit 2 - page tables - not user (complemented X86_PTE_US).
251	* - Bit 3 - pgm phys/virt - not directly writable.
252	* - Bit 4 - pgm phys page - not directly readable.
253	* - Bit 5 - currently unused.
254	* - Bit 6 - page tables - not dirty (complemented X86_PTE_D).
255	* - Bit 7 - tlb entry - pMappingR3 member not valid.
256	* - Bits 63 thru 8 are used for the physical TLB revision number.
257	*
258	* We're using complemented bit meanings here because it makes it easy to check
259	* whether special action is required. For instance a user mode write access
260	* would do a "TEST fFlags, (X86_PTE_RW \| X86_PTE_US \| X86_PTE_D)" and a
261	* non-zero result would mean special handling needed because either it wasn't
262	* writable, or it wasn't user, or the page wasn't dirty. A user mode read
263	* access would do "TEST fFlags, X86_PTE_US"; and a kernel mode read wouldn't
264	* need to check any PTE flag.
265	*/
266	uint64_t fFlagsAndPhysRev;
267	/** The guest physical page address. */
268	uint64_t GCPhys;
269	/** Pointer to the ring-3 mapping (possibly also valid in ring-0). */
270	R3PTRTYPE(uint8_t *) pbMappingR3;
271	#if HC_ARCH_BITS == 32
272	uint32_t u32Padding1;
273	#endif
274	} IEMTLBENTRY;
275	AssertCompileSize(IEMTLBENTRY, 32);
276	/** Pointer to an IEM TLB entry. */
277	typedef IEMTLBENTRY *PIEMTLBENTRY;
278
279	/** @name IEMTLBE_F_XXX - TLB entry flags (IEMTLBENTRY::fFlagsAndPhysRev)
280	* @{ */
281	#define IEMTLBE_F_PT_NO_EXEC RT_BIT_64(0) /*< Page tables: Not executable. /
282	#define IEMTLBE_F_PT_NO_WRITE RT_BIT_64(1) /*< Page tables: Not writable. /
283	#define IEMTLBE_F_PT_NO_USER RT_BIT_64(2) /*< Page tables: Not user accessible (supervisor only). /
284	#define IEMTLBE_F_PG_NO_WRITE RT_BIT_64(3) /*< Phys page: Not writable (access handler, ROM, whatever). /
285	#define IEMTLBE_F_PG_NO_READ RT_BIT_64(4) /*< Phys page: Not readable (MMIO / access handler, ROM) /
286	#define IEMTLBE_F_PT_NO_DIRTY RT_BIT_64(5) /*< Page tables: Not dirty (needs to be made dirty on write). /
287	#define IEMTLBE_F_NO_MAPPINGR3 RT_BIT_64(6) /*< TLB entry: The IEMTLBENTRY::pMappingR3 member is invalid. /
288	#define IEMTLBE_F_PHYS_REV UINT64_C(0xffffffffffffff00) /*< Physical revision mask. /
289	/** @} */
290
291
292	/**
293	* An IEM TLB.
294	*
295	* We've got two of these, one for data and one for instructions.
296	*/
297	typedef struct IEMTLB
298	{
299	/** The TLB entries.
300	* We've choosen 256 because that way we can obtain the result directly from a
301	* 8-bit register without an additional AND instruction. */
302	IEMTLBENTRY aEntries[256];
303	/** The TLB revision.
304	* This is actually only 28 bits wide (see IEMTLBENTRY::uTag) and is incremented
305	* by adding RT_BIT_64(36) to it. When it wraps around and becomes zero, all
306	* the tags in the TLB must be zeroed and the revision set to RT_BIT_64(36).
307	* (The revision zero indicates an invalid TLB entry.)
308	*
309	* The initial value is choosen to cause an early wraparound. */
310	uint64_t uTlbRevision;
311	/** The TLB physical address revision - shadow of PGM variable.
312	*
313	* This is actually only 56 bits wide (see IEMTLBENTRY::fFlagsAndPhysRev) and is
314	* incremented by adding RT_BIT_64(8). When it wraps around and becomes zero,
315	* a rendezvous is called and each CPU wipe the IEMTLBENTRY::pMappingR3 as well
316	* as IEMTLBENTRY::fFlagsAndPhysRev bits 63 thru 8, 4, and 3.
317	*
318	* The initial value is choosen to cause an early wraparound. */
319	uint64_t volatile uTlbPhysRev;
320
321	/* Statistics: */
322
323	/** TLB hits (VBOX_WITH_STATISTICS only). */
324	uint64_t cTlbHits;
325	/** TLB misses. */
326	uint32_t cTlbMisses;
327	/** Slow read path. */
328	uint32_t cTlbSlowReadPath;
329	#if 0
330	/** TLB misses because of tag mismatch. */
331	uint32_t cTlbMissesTag;
332	/** TLB misses because of virtual access violation. */
333	uint32_t cTlbMissesVirtAccess;
334	/** TLB misses because of dirty bit. */
335	uint32_t cTlbMissesDirty;
336	/** TLB misses because of MMIO */
337	uint32_t cTlbMissesMmio;
338	/** TLB misses because of write access handlers. */
339	uint32_t cTlbMissesWriteHandler;
340	/** TLB misses because no r3(/r0) mapping. */
341	uint32_t cTlbMissesMapping;
342	#endif
343	/** Alignment padding. */
344	uint32_t au32Padding[3+5];
345	} IEMTLB;
346	AssertCompileSizeAlignment(IEMTLB, 64);
347	/** IEMTLB::uTlbRevision increment. */
348	#define IEMTLB_REVISION_INCR RT_BIT_64(36)
349	/** IEMTLB::uTlbPhysRev increment. */
350	#define IEMTLB_PHYS_REV_INCR RT_BIT_64(8)
351
352
353	/**
354	* The per-CPU IEM state.
355	*/
356	typedef struct IEMCPU
357	{
358	/** Info status code that needs to be propagated to the IEM caller.
359	* This cannot be passed internally, as it would complicate all success
360	* checks within the interpreter making the code larger and almost impossible
361	* to get right. Instead, we'll store status codes to pass on here. Each
362	* source of these codes will perform appropriate sanity checks. */
363	int32_t rcPassUp; /* 0x00 */
364
365	/** The current CPU execution mode (CS). */
366	IEMMODE enmCpuMode; /* 0x04 */
367	/** The CPL. */
368	uint8_t uCpl; /* 0x05 */
369
370	/** Whether to bypass access handlers or not. */
371	bool fBypassHandlers; /* 0x06 */
372	/** Whether to disregard the lock prefix (implied or not). */
373	bool fDisregardLock; /* 0x07 */
374
375	/** @name Decoder state.
376	* @{ */
377	#ifdef IEM_WITH_CODE_TLB
378	/** The offset of the next instruction byte. */
379	uint32_t offInstrNextByte; /* 0x08 */
380	/** The number of bytes available at pbInstrBuf for the current instruction.
381	* This takes the max opcode length into account so that doesn't need to be
382	* checked separately. */
383	uint32_t cbInstrBuf; /* 0x0c */
384	/** Pointer to the page containing RIP, user specified buffer or abOpcode.
385	* This can be NULL if the page isn't mappable for some reason, in which
386	* case we'll do fallback stuff.
387	*
388	* If we're executing an instruction from a user specified buffer,
389	* IEMExecOneWithPrefetchedByPC and friends, this is not necessarily a page
390	* aligned pointer but pointer to the user data.
391	*
392	* For instructions crossing pages, this will start on the first page and be
393	* advanced to the next page by the time we've decoded the instruction. This
394	* therefore precludes stuff like <tt>pbInstrBuf[offInstrNextByte + cbInstrBuf - cbCurInstr]</tt>
395	*/
396	uint8_t const pbInstrBuf; / 0x10 */
397	# if ARCH_BITS == 32
398	uint32_t uInstrBufHigh; /** The high dword of the host context pbInstrBuf member. */
399	# endif
400	/** The program counter corresponding to pbInstrBuf.
401	* This is set to a non-canonical address when we need to invalidate it. */
402	uint64_t uInstrBufPc; /* 0x18 */
403	/** The number of bytes available at pbInstrBuf in total (for IEMExecLots).
404	* This takes the CS segment limit into account. */
405	uint16_t cbInstrBufTotal; /* 0x20 */
406	/** Offset into pbInstrBuf of the first byte of the current instruction.
407	* Can be negative to efficiently handle cross page instructions. */
408	int16_t offCurInstrStart; /* 0x22 */
409
410	/** The prefix mask (IEM_OP_PRF_XXX). */
411	uint32_t fPrefixes; /* 0x24 */
412	/** The extra REX ModR/M register field bit (REX.R << 3). */
413	uint8_t uRexReg; /* 0x28 */
414	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
415	* (REX.B << 3). */
416	uint8_t uRexB; /* 0x29 */
417	/** The extra REX SIB index field bit (REX.X << 3). */
418	uint8_t uRexIndex; /* 0x2a */
419
420	/** The effective segment register (X86_SREG_XXX). */
421	uint8_t iEffSeg; /* 0x2b */
422
423	/** The offset of the ModR/M byte relative to the start of the instruction. */
424	uint8_t offModRm; /* 0x2c */
425	#else
426	/** The size of what has currently been fetched into abOpcode. */
427	uint8_t cbOpcode; /* 0x08 */
428	/** The current offset into abOpcode. */
429	uint8_t offOpcode; /* 0x09 */
430	/** The offset of the ModR/M byte relative to the start of the instruction. */
431	uint8_t offModRm; /* 0x0a */
432
433	/** The effective segment register (X86_SREG_XXX). */
434	uint8_t iEffSeg; /* 0x0b */
435
436	/** The prefix mask (IEM_OP_PRF_XXX). */
437	uint32_t fPrefixes; /* 0x0c */
438	/** The extra REX ModR/M register field bit (REX.R << 3). */
439	uint8_t uRexReg; /* 0x10 */
440	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
441	* (REX.B << 3). */
442	uint8_t uRexB; /* 0x11 */
443	/** The extra REX SIB index field bit (REX.X << 3). */
444	uint8_t uRexIndex; /* 0x12 */
445
446	#endif
447
448	/** The effective operand mode. */
449	IEMMODE enmEffOpSize; /* 0x2d, 0x13 */
450	/** The default addressing mode. */
451	IEMMODE enmDefAddrMode; /* 0x2e, 0x14 */
452	/** The effective addressing mode. */
453	IEMMODE enmEffAddrMode; /* 0x2f, 0x15 */
454	/** The default operand mode. */
455	IEMMODE enmDefOpSize; /* 0x30, 0x16 */
456
457	/** Prefix index (VEX.pp) for two byte and three byte tables. */
458	uint8_t idxPrefix; /* 0x31, 0x17 */
459	/** 3rd VEX/EVEX/XOP register.
460	* Please use IEM_GET_EFFECTIVE_VVVV to access. */
461	uint8_t uVex3rdReg; /* 0x32, 0x18 */
462	/** The VEX/EVEX/XOP length field. */
463	uint8_t uVexLength; /* 0x33, 0x19 */
464	/** Additional EVEX stuff. */
465	uint8_t fEvexStuff; /* 0x34, 0x1a */
466
467	/** Explicit alignment padding. */
468	uint8_t abAlignment2a[1]; /* 0x35, 0x1b */
469	/** The FPU opcode (FOP). */
470	uint16_t uFpuOpcode; /* 0x36, 0x1c */
471	#ifndef IEM_WITH_CODE_TLB
472	/** Explicit alignment padding. */
473	uint8_t abAlignment2b[2]; /* 0x1e */
474	#endif
475
476	/** The opcode bytes. */
477	uint8_t abOpcode[15]; /* 0x48, 0x20 */
478	/** Explicit alignment padding. */
479	#ifdef IEM_WITH_CODE_TLB
480	uint8_t abAlignment2c[0x48 - 0x47]; /* 0x37 */
481	#else
482	uint8_t abAlignment2c[0x48 - 0x2f]; /* 0x2f */
483	#endif
484	/** @} */
485
486
487	/** The flags of the current exception / interrupt. */
488	uint32_t fCurXcpt; /* 0x48, 0x48 */
489	/** The current exception / interrupt. */
490	uint8_t uCurXcpt;
491	/** Exception / interrupt recursion depth. */
492	int8_t cXcptRecursions;
493
494	/** The number of active guest memory mappings. */
495	uint8_t cActiveMappings;
496	/** The next unused mapping index. */
497	uint8_t iNextMapping;
498	/** Records for tracking guest memory mappings. */
499	struct
500	{
501	/** The address of the mapped bytes. */
502	void *pv;
503	/** The access flags (IEM_ACCESS_XXX).
504	* IEM_ACCESS_INVALID if the entry is unused. */
505	uint32_t fAccess;
506	#if HC_ARCH_BITS == 64
507	uint32_t u32Alignment4; /*< Alignment padding. /
508	#endif
509	} aMemMappings[3];
510
511	/** Locking records for the mapped memory. */
512	union
513	{
514	PGMPAGEMAPLOCK Lock;
515	uint64_t au64Padding[2];
516	} aMemMappingLocks[3];
517
518	/** Bounce buffer info.
519	* This runs in parallel to aMemMappings. */
520	struct
521	{
522	/** The physical address of the first byte. */
523	RTGCPHYS GCPhysFirst;
524	/** The physical address of the second page. */
525	RTGCPHYS GCPhysSecond;
526	/** The number of bytes in the first page. */
527	uint16_t cbFirst;
528	/** The number of bytes in the second page. */
529	uint16_t cbSecond;
530	/** Whether it's unassigned memory. */
531	bool fUnassigned;
532	/** Explicit alignment padding. */
533	bool afAlignment5[3];
534	} aMemBbMappings[3];
535
536	/** Bounce buffer storage.
537	* This runs in parallel to aMemMappings and aMemBbMappings. */
538	struct
539	{
540	uint8_t ab[512];
541	} aBounceBuffers[3];
542
543
544	/** Pointer set jump buffer - ring-3 context. */
545	R3PTRTYPE(jmp_buf *) pJmpBufR3;
546	/** Pointer set jump buffer - ring-0 context. */
547	R0PTRTYPE(jmp_buf *) pJmpBufR0;
548
549	/** @todo Should move this near @a fCurXcpt later. */
550	/** The CR2 for the current exception / interrupt. */
551	uint64_t uCurXcptCr2;
552	/** The error code for the current exception / interrupt. */
553	uint32_t uCurXcptErr;
554
555	/** @name Statistics
556	* @{ */
557	/** The number of instructions we've executed. */
558	uint32_t cInstructions;
559	/** The number of potential exits. */
560	uint32_t cPotentialExits;
561	/** The number of bytes data or stack written (mostly for IEMExecOneEx).
562	* This may contain uncommitted writes. */
563	uint32_t cbWritten;
564	/** Counts the VERR_IEM_INSTR_NOT_IMPLEMENTED returns. */
565	uint32_t cRetInstrNotImplemented;
566	/** Counts the VERR_IEM_ASPECT_NOT_IMPLEMENTED returns. */
567	uint32_t cRetAspectNotImplemented;
568	/** Counts informational statuses returned (other than VINF_SUCCESS). */
569	uint32_t cRetInfStatuses;
570	/** Counts other error statuses returned. */
571	uint32_t cRetErrStatuses;
572	/** Number of times rcPassUp has been used. */
573	uint32_t cRetPassUpStatus;
574	/** Number of times RZ left with instruction commit pending for ring-3. */
575	uint32_t cPendingCommit;
576	/** Number of long jumps. */
577	uint32_t cLongJumps;
578	/** @} */
579
580	/** @name Target CPU information.
581	* @{ */
582	#if IEM_CFG_TARGET_CPU == IEMTARGETCPU_DYNAMIC
583	/** The target CPU. */
584	uint32_t uTargetCpu;
585	#else
586	uint32_t u32TargetCpuPadding;
587	#endif
588	/** The CPU vendor. */
589	CPUMCPUVENDOR enmCpuVendor;
590	/** @} */
591
592	/** @name Host CPU information.
593	* @{ */
594	/** The CPU vendor. */
595	CPUMCPUVENDOR enmHostCpuVendor;
596	/** @} */
597
598	/** Counts RDMSR \#GP(0) LogRel(). */
599	uint8_t cLogRelRdMsr;
600	/** Counts WRMSR \#GP(0) LogRel(). */
601	uint8_t cLogRelWrMsr;
602	/** Alignment padding. */
603	uint8_t abAlignment8[50];
604
605	/** Data TLB.
606	* @remarks Must be 64-byte aligned. */
607	IEMTLB DataTlb;
608	/** Instruction TLB.
609	* @remarks Must be 64-byte aligned. */
610	IEMTLB CodeTlb;
611
612	#if defined(VBOX_WITH_STATISTICS) && !defined(IN_TSTVMSTRUCT) && !defined(DOXYGEN_RUNNING)
613	/** Instruction statistics for ring-0/raw-mode. */
614	IEMINSTRSTATS StatsRZ;
615	/** Instruction statistics for ring-3. */
616	IEMINSTRSTATS StatsR3;
617	#endif
618	} IEMCPU;
619	AssertCompileMemberOffset(IEMCPU, fCurXcpt, 0x48);
620	AssertCompileMemberAlignment(IEMCPU, DataTlb, 64);
621	AssertCompileMemberAlignment(IEMCPU, CodeTlb, 64);
622	/** Pointer to the per-CPU IEM state. */
623	typedef IEMCPU *PIEMCPU;
624	/** Pointer to the const per-CPU IEM state. */
625	typedef IEMCPU const *PCIEMCPU;
626
627
628	/** @def IEM_GET_CTX
629	* Gets the guest CPU context for the calling EMT.
630	* @returns PCPUMCTX
631	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
632	*/
633	#define IEM_GET_CTX(a_pVCpu) (&(a_pVCpu)->cpum.GstCtx)
634
635	/** @def IEM_CTX_ASSERT
636	* Asserts that the @a a_fExtrnMbz is present in the CPU context.
637	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
638	* @param a_fExtrnMbz The mask of CPUMCTX_EXTRN_XXX flags that must be zero.
639	*/
640	#define IEM_CTX_ASSERT(a_pVCpu, a_fExtrnMbz) AssertMsg(!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnMbz)), \
641	("fExtrn=%#RX64 fExtrnMbz=%#RX64\n", (a_pVCpu)->cpum.GstCtx.fExtrn, \
642	(a_fExtrnMbz)))
643
644	/** @def IEM_CTX_IMPORT_RET
645	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
646	*
647	* Will call the keep to import the bits as needed.
648	*
649	* Returns on import failure.
650	*
651	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
652	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
653	*/
654	#define IEM_CTX_IMPORT_RET(a_pVCpu, a_fExtrnImport) \
655	do { \
656	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
657	{ /* likely */ } \
658	else \
659	{ \
660	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
661	AssertRCReturn(rcCtxImport, rcCtxImport); \
662	} \
663	} while (0)
664
665	/** @def IEM_CTX_IMPORT_NORET
666	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
667	*
668	* Will call the keep to import the bits as needed.
669	*
670	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
671	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
672	*/
673	#define IEM_CTX_IMPORT_NORET(a_pVCpu, a_fExtrnImport) \
674	do { \
675	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
676	{ /* likely */ } \
677	else \
678	{ \
679	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
680	AssertLogRelRC(rcCtxImport); \
681	} \
682	} while (0)
683
684	/** @def IEM_CTX_IMPORT_JMP
685	* Makes sure the CPU context bits given by @a a_fExtrnImport are imported.
686	*
687	* Will call the keep to import the bits as needed.
688	*
689	* Jumps on import failure.
690	*
691	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
692	* @param a_fExtrnImport The mask of CPUMCTX_EXTRN_XXX flags to import.
693	*/
694	#define IEM_CTX_IMPORT_JMP(a_pVCpu, a_fExtrnImport) \
695	do { \
696	if (!((a_pVCpu)->cpum.GstCtx.fExtrn & (a_fExtrnImport))) \
697	{ /* likely */ } \
698	else \
699	{ \
700	int rcCtxImport = CPUMImportGuestStateOnDemand(a_pVCpu, a_fExtrnImport); \
701	AssertRCStmt(rcCtxImport, longjmp(*pVCpu->iem.s.CTX_SUFF(pJmpBuf), rcCtxImport)); \
702	} \
703	} while (0)
704
705
706
707	/** @def IEM_GET_TARGET_CPU
708	* Gets the current IEMTARGETCPU value.
709	* @returns IEMTARGETCPU value.
710	* @param a_pVCpu The cross context virtual CPU structure of the calling thread.
711	*/
712	#if IEM_CFG_TARGET_CPU != IEMTARGETCPU_DYNAMIC
713	# define IEM_GET_TARGET_CPU(a_pVCpu) (IEM_CFG_TARGET_CPU)
714	#else
715	# define IEM_GET_TARGET_CPU(a_pVCpu) ((a_pVCpu)->iem.s.uTargetCpu)
716	#endif
717
718	/** @def IEM_GET_INSTR_LEN
719	* Gets the instruction length. */
720	#ifdef IEM_WITH_CODE_TLB
721	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offInstrNextByte - (uint32_t)(int32_t)(a_pVCpu)->iem.s.offCurInstrStart)
722	#else
723	# define IEM_GET_INSTR_LEN(a_pVCpu) ((a_pVCpu)->iem.s.offOpcode)
724	#endif
725
726
727	/**
728	* Shared per-VM IEM data.
729	*/
730	typedef struct IEM
731	{
732	/** The VMX APIC-access page handler type. */
733	PGMPHYSHANDLERTYPE hVmxApicAccessPage;
734	} IEM;
735
736
737
738	/** @name IEM_ACCESS_XXX - Access details.
739	* @{ */
740	#define IEM_ACCESS_INVALID UINT32_C(0x000000ff)
741	#define IEM_ACCESS_TYPE_READ UINT32_C(0x00000001)
742	#define IEM_ACCESS_TYPE_WRITE UINT32_C(0x00000002)
743	#define IEM_ACCESS_TYPE_EXEC UINT32_C(0x00000004)
744	#define IEM_ACCESS_TYPE_MASK UINT32_C(0x00000007)
745	#define IEM_ACCESS_WHAT_CODE UINT32_C(0x00000010)
746	#define IEM_ACCESS_WHAT_DATA UINT32_C(0x00000020)
747	#define IEM_ACCESS_WHAT_STACK UINT32_C(0x00000030)
748	#define IEM_ACCESS_WHAT_SYS UINT32_C(0x00000040)
749	#define IEM_ACCESS_WHAT_MASK UINT32_C(0x00000070)
750	/** The writes are partial, so if initialize the bounce buffer with the
751	* orignal RAM content. */
752	#define IEM_ACCESS_PARTIAL_WRITE UINT32_C(0x00000100)
753	/** Used in aMemMappings to indicate that the entry is bounce buffered. */
754	#define IEM_ACCESS_BOUNCE_BUFFERED UINT32_C(0x00000200)
755	/** Bounce buffer with ring-3 write pending, first page. */
756	#define IEM_ACCESS_PENDING_R3_WRITE_1ST UINT32_C(0x00000400)
757	/** Bounce buffer with ring-3 write pending, second page. */
758	#define IEM_ACCESS_PENDING_R3_WRITE_2ND UINT32_C(0x00000800)
759	/** Valid bit mask. */
760	#define IEM_ACCESS_VALID_MASK UINT32_C(0x00000fff)
761	/** Read+write data alias. */
762	#define IEM_ACCESS_DATA_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
763	/** Write data alias. */
764	#define IEM_ACCESS_DATA_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
765	/** Read data alias. */
766	#define IEM_ACCESS_DATA_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_DATA)
767	/** Instruction fetch alias. */
768	#define IEM_ACCESS_INSTRUCTION (IEM_ACCESS_TYPE_EXEC \| IEM_ACCESS_WHAT_CODE)
769	/** Stack write alias. */
770	#define IEM_ACCESS_STACK_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
771	/** Stack read alias. */
772	#define IEM_ACCESS_STACK_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_STACK)
773	/** Stack read+write alias. */
774	#define IEM_ACCESS_STACK_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
775	/** Read system table alias. */
776	#define IEM_ACCESS_SYS_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_SYS)
777	/** Read+write system table alias. */
778	#define IEM_ACCESS_SYS_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_SYS)
779	/** @} */
780
781	/** @name Prefix constants (IEMCPU::fPrefixes)
782	* @{ */
783	#define IEM_OP_PRF_SEG_CS RT_BIT_32(0) /*< CS segment prefix (0x2e). /
784	#define IEM_OP_PRF_SEG_SS RT_BIT_32(1) /*< SS segment prefix (0x36). /
785	#define IEM_OP_PRF_SEG_DS RT_BIT_32(2) /*< DS segment prefix (0x3e). /
786	#define IEM_OP_PRF_SEG_ES RT_BIT_32(3) /*< ES segment prefix (0x26). /
787	#define IEM_OP_PRF_SEG_FS RT_BIT_32(4) /*< FS segment prefix (0x64). /
788	#define IEM_OP_PRF_SEG_GS RT_BIT_32(5) /*< GS segment prefix (0x65). /
789	#define IEM_OP_PRF_SEG_MASK UINT32_C(0x3f)
790
791	#define IEM_OP_PRF_SIZE_OP RT_BIT_32(8) /*< Operand size prefix (0x66). /
792	#define IEM_OP_PRF_SIZE_REX_W RT_BIT_32(9) /*< REX.W prefix (0x48-0x4f). /
793	#define IEM_OP_PRF_SIZE_ADDR RT_BIT_32(10) /*< Address size prefix (0x67). /
794
795	#define IEM_OP_PRF_LOCK RT_BIT_32(16) /*< Lock prefix (0xf0). /
796	#define IEM_OP_PRF_REPNZ RT_BIT_32(17) /*< Repeat-not-zero prefix (0xf2). /
797	#define IEM_OP_PRF_REPZ RT_BIT_32(18) /*< Repeat-if-zero prefix (0xf3). /
798
799	#define IEM_OP_PRF_REX RT_BIT_32(24) /*< Any REX prefix (0x40-0x4f). /
800	#define IEM_OP_PRF_REX_R RT_BIT_32(25) /*< REX.R prefix (0x44,0x45,0x46,0x47,0x4c,0x4d,0x4e,0x4f). /
801	#define IEM_OP_PRF_REX_B RT_BIT_32(26) /*< REX.B prefix (0x41,0x43,0x45,0x47,0x49,0x4b,0x4d,0x4f). /
802	#define IEM_OP_PRF_REX_X RT_BIT_32(27) /*< REX.X prefix (0x42,0x43,0x46,0x47,0x4a,0x4b,0x4e,0x4f). /
803	/** Mask with all the REX prefix flags.
804	* This is generally for use when needing to undo the REX prefixes when they
805	* are followed legacy prefixes and therefore does not immediately preceed
806	* the first opcode byte.
807	* For testing whether any REX prefix is present, use IEM_OP_PRF_REX instead. */
808	#define IEM_OP_PRF_REX_MASK (IEM_OP_PRF_REX \| IEM_OP_PRF_REX_R \| IEM_OP_PRF_REX_B \| IEM_OP_PRF_REX_X \| IEM_OP_PRF_SIZE_REX_W )
809
810	#define IEM_OP_PRF_VEX RT_BIT_32(28) /*< Indiciates VEX prefix. /
811	#define IEM_OP_PRF_EVEX RT_BIT_32(29) /*< Indiciates EVEX prefix. /
812	#define IEM_OP_PRF_XOP RT_BIT_32(30) /*< Indiciates XOP prefix. /
813	/** @} */
814
815	/** @name IEMOPFORM_XXX - Opcode forms
816	* @note These are ORed together with IEMOPHINT_XXX.
817	* @{ */
818	/** ModR/M: reg, r/m */
819	#define IEMOPFORM_RM 0
820	/** ModR/M: reg, r/m (register) */
821	#define IEMOPFORM_RM_REG (IEMOPFORM_RM \| IEMOPFORM_MOD3)
822	/** ModR/M: reg, r/m (memory) */
823	#define IEMOPFORM_RM_MEM (IEMOPFORM_RM \| IEMOPFORM_NOT_MOD3)
824	/** ModR/M: r/m, reg */
825	#define IEMOPFORM_MR 1
826	/** ModR/M: r/m (register), reg */
827	#define IEMOPFORM_MR_REG (IEMOPFORM_MR \| IEMOPFORM_MOD3)
828	/** ModR/M: r/m (memory), reg */
829	#define IEMOPFORM_MR_MEM (IEMOPFORM_MR \| IEMOPFORM_NOT_MOD3)
830	/** ModR/M: r/m only */
831	#define IEMOPFORM_M 2
832	/** ModR/M: r/m only (register). */
833	#define IEMOPFORM_M_REG (IEMOPFORM_M \| IEMOPFORM_MOD3)
834	/** ModR/M: r/m only (memory). */
835	#define IEMOPFORM_M_MEM (IEMOPFORM_M \| IEMOPFORM_NOT_MOD3)
836	/** ModR/M: reg only */
837	#define IEMOPFORM_R 3
838
839	/** VEX+ModR/M: reg, r/m */
840	#define IEMOPFORM_VEX_RM 4
841	/** VEX+ModR/M: reg, r/m (register) */
842	#define IEMOPFORM_VEX_RM_REG (IEMOPFORM_VEX_RM \| IEMOPFORM_MOD3)
843	/** VEX+ModR/M: reg, r/m (memory) */
844	#define IEMOPFORM_VEX_RM_MEM (IEMOPFORM_VEX_RM \| IEMOPFORM_NOT_MOD3)
845	/** VEX+ModR/M: r/m, reg */
846	#define IEMOPFORM_VEX_MR 5
847	/** VEX+ModR/M: r/m (register), reg */
848	#define IEMOPFORM_VEX_MR_REG (IEMOPFORM_VEX_MR \| IEMOPFORM_MOD3)
849	/** VEX+ModR/M: r/m (memory), reg */
850	#define IEMOPFORM_VEX_MR_MEM (IEMOPFORM_VEX_MR \| IEMOPFORM_NOT_MOD3)
851	/** VEX+ModR/M: r/m only */
852	#define IEMOPFORM_VEX_M 6
853	/** VEX+ModR/M: r/m only (register). */
854	#define IEMOPFORM_VEX_M_REG (IEMOPFORM_VEX_M \| IEMOPFORM_MOD3)
855	/** VEX+ModR/M: r/m only (memory). */
856	#define IEMOPFORM_VEX_M_MEM (IEMOPFORM_VEX_M \| IEMOPFORM_NOT_MOD3)
857	/** VEX+ModR/M: reg only */
858	#define IEMOPFORM_VEX_R 7
859	/** VEX+ModR/M: reg, vvvv, r/m */
860	#define IEMOPFORM_VEX_RVM 8
861	/** VEX+ModR/M: reg, vvvv, r/m (register). */
862	#define IEMOPFORM_VEX_RVM_REG (IEMOPFORM_VEX_RVM \| IEMOPFORM_MOD3)
863	/** VEX+ModR/M: reg, vvvv, r/m (memory). */
864	#define IEMOPFORM_VEX_RVM_MEM (IEMOPFORM_VEX_RVM \| IEMOPFORM_NOT_MOD3)
865	/** VEX+ModR/M: r/m, vvvv, reg */
866	#define IEMOPFORM_VEX_MVR 9
867	/** VEX+ModR/M: r/m, vvvv, reg (register) */
868	#define IEMOPFORM_VEX_MVR_REG (IEMOPFORM_VEX_MVR \| IEMOPFORM_MOD3)
869	/** VEX+ModR/M: r/m, vvvv, reg (memory) */
870	#define IEMOPFORM_VEX_MVR_MEM (IEMOPFORM_VEX_MVR \| IEMOPFORM_NOT_MOD3)
871
872	/** Fixed register instruction, no R/M. */
873	#define IEMOPFORM_FIXED 16
874
875	/** The r/m is a register. */
876	#define IEMOPFORM_MOD3 RT_BIT_32(8)
877	/** The r/m is a memory access. */
878	#define IEMOPFORM_NOT_MOD3 RT_BIT_32(9)
879	/** @} */
880
881	/** @name IEMOPHINT_XXX - Additional Opcode Hints
882	* @note These are ORed together with IEMOPFORM_XXX.
883	* @{ */
884	/** Ignores the operand size prefix (66h). */
885	#define IEMOPHINT_IGNORES_OZ_PFX RT_BIT_32(10)
886	/** Ignores REX.W (aka WIG). */
887	#define IEMOPHINT_IGNORES_REXW RT_BIT_32(11)
888	/** Both the operand size prefixes (66h + REX.W) are ignored. */
889	#define IEMOPHINT_IGNORES_OP_SIZES (IEMOPHINT_IGNORES_OZ_PFX \| IEMOPHINT_IGNORES_REXW)
890	/** Allowed with the lock prefix. */
891	#define IEMOPHINT_LOCK_ALLOWED RT_BIT_32(11)
892	/** The VEX.L value is ignored (aka LIG). */
893	#define IEMOPHINT_VEX_L_IGNORED RT_BIT_32(12)
894	/** The VEX.L value must be zero (i.e. 128-bit width only). */
895	#define IEMOPHINT_VEX_L_ZERO RT_BIT_32(13)
896
897	/** Hint to IEMAllInstructionPython.py that this macro should be skipped. */
898	#define IEMOPHINT_SKIP_PYTHON RT_BIT_32(31)
899	/** @} */
900
901	/**
902	* Possible hardware task switch sources.
903	*/
904	typedef enum IEMTASKSWITCH
905	{
906	/** Task switch caused by an interrupt/exception. */
907	IEMTASKSWITCH_INT_XCPT = 1,
908	/** Task switch caused by a far CALL. */
909	IEMTASKSWITCH_CALL,
910	/** Task switch caused by a far JMP. */
911	IEMTASKSWITCH_JUMP,
912	/** Task switch caused by an IRET. */
913	IEMTASKSWITCH_IRET
914	} IEMTASKSWITCH;
915	AssertCompileSize(IEMTASKSWITCH, 4);
916
917	/**
918	* Possible CrX load (write) sources.
919	*/
920	typedef enum IEMACCESSCRX
921	{
922	/** CrX access caused by 'mov crX' instruction. */
923	IEMACCESSCRX_MOV_CRX,
924	/** CrX (CR0) write caused by 'lmsw' instruction. */
925	IEMACCESSCRX_LMSW,
926	/** CrX (CR0) write caused by 'clts' instruction. */
927	IEMACCESSCRX_CLTS,
928	/** CrX (CR0) read caused by 'smsw' instruction. */
929	IEMACCESSCRX_SMSW
930	} IEMACCESSCRX;
931
932	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
933	/** @name IEM_SLAT_FAIL_XXX - Second-level address translation failure information.
934	*
935	* These flags provide further context to SLAT page-walk failures that could not be
936	* determined by PGM (e.g, PGM is not privy to memory access permissions).
937	*
938	* @{
939	*/
940	/** Translating a nested-guest linear address failed accessing a nested-guest
941	* physical address. */
942	# define IEM_SLAT_FAIL_LINEAR_TO_PHYS_ADDR RT_BIT_32(0)
943	/** Translating a nested-guest linear address failed accessing a
944	* paging-structure entry. */
945	# define IEM_SLAT_FAIL_LINEAR_TO_PAGE_TABLE RT_BIT_32(1)
946	/** @} */
947
948	PGM_ALL_CB2_PROTO(FNPGMPHYSHANDLER) iemVmxApicAccessPageHandler;
949	#endif
950
951	/**
952	* Indicates to the verifier that the given flag set is undefined.
953	*
954	* Can be invoked again to add more flags.
955	*
956	* This is a NOOP if the verifier isn't compiled in.
957	*
958	* @note We're temporarily keeping this until code is converted to new
959	* disassembler style opcode handling.
960	*/
961	#define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { } while (0)
962
963
964	/** @def IEM_DECL_IMPL_TYPE
965	* For typedef'ing an instruction implementation function.
966	*
967	* @param a_RetType The return type.
968	* @param a_Name The name of the type.
969	* @param a_ArgList The argument list enclosed in parentheses.
970	*/
971
972	/** @def IEM_DECL_IMPL_DEF
973	* For defining an instruction implementation function.
974	*
975	* @param a_RetType The return type.
976	* @param a_Name The name of the type.
977	* @param a_ArgList The argument list enclosed in parentheses.
978	*/
979
980	#if defined(__GNUC__) && defined(RT_ARCH_X86)
981	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
982	__attribute__((__fastcall__)) a_RetType (a_Name) a_ArgList
983	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
984	__attribute__((__fastcall__, __nothrow__)) a_RetType a_Name a_ArgList
985
986	#elif defined(_MSC_VER) && defined(RT_ARCH_X86)
987	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
988	a_RetType (__fastcall a_Name) a_ArgList
989	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
990	a_RetType __fastcall a_Name a_ArgList
991
992	#else
993	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
994	a_RetType (VBOXCALL a_Name) a_ArgList
995	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
996	a_RetType VBOXCALL a_Name a_ArgList
997
998	#endif
999
1000	/** @name Arithmetic assignment operations on bytes (binary).
1001	* @{ */
1002	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU8, (uint8_t pu8Dst, uint8_t u8Src, uint32_t pEFlags));
1003	typedef FNIEMAIMPLBINU8 *PFNIEMAIMPLBINU8;
1004	FNIEMAIMPLBINU8 iemAImpl_add_u8, iemAImpl_add_u8_locked;
1005	FNIEMAIMPLBINU8 iemAImpl_adc_u8, iemAImpl_adc_u8_locked;
1006	FNIEMAIMPLBINU8 iemAImpl_sub_u8, iemAImpl_sub_u8_locked;
1007	FNIEMAIMPLBINU8 iemAImpl_sbb_u8, iemAImpl_sbb_u8_locked;
1008	FNIEMAIMPLBINU8 iemAImpl_or_u8, iemAImpl_or_u8_locked;
1009	FNIEMAIMPLBINU8 iemAImpl_xor_u8, iemAImpl_xor_u8_locked;
1010	FNIEMAIMPLBINU8 iemAImpl_and_u8, iemAImpl_and_u8_locked;
1011	/** @} */
1012
1013	/** @name Arithmetic assignment operations on words (binary).
1014	* @{ */
1015	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU16, (uint16_t pu16Dst, uint16_t u16Src, uint32_t pEFlags));
1016	typedef FNIEMAIMPLBINU16 *PFNIEMAIMPLBINU16;
1017	FNIEMAIMPLBINU16 iemAImpl_add_u16, iemAImpl_add_u16_locked;
1018	FNIEMAIMPLBINU16 iemAImpl_adc_u16, iemAImpl_adc_u16_locked;
1019	FNIEMAIMPLBINU16 iemAImpl_sub_u16, iemAImpl_sub_u16_locked;
1020	FNIEMAIMPLBINU16 iemAImpl_sbb_u16, iemAImpl_sbb_u16_locked;
1021	FNIEMAIMPLBINU16 iemAImpl_or_u16, iemAImpl_or_u16_locked;
1022	FNIEMAIMPLBINU16 iemAImpl_xor_u16, iemAImpl_xor_u16_locked;
1023	FNIEMAIMPLBINU16 iemAImpl_and_u16, iemAImpl_and_u16_locked;
1024	/** @} */
1025
1026	/** @name Arithmetic assignment operations on double words (binary).
1027	* @{ */
1028	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU32, (uint32_t pu32Dst, uint32_t u32Src, uint32_t pEFlags));
1029	typedef FNIEMAIMPLBINU32 *PFNIEMAIMPLBINU32;
1030	FNIEMAIMPLBINU32 iemAImpl_add_u32, iemAImpl_add_u32_locked;
1031	FNIEMAIMPLBINU32 iemAImpl_adc_u32, iemAImpl_adc_u32_locked;
1032	FNIEMAIMPLBINU32 iemAImpl_sub_u32, iemAImpl_sub_u32_locked;
1033	FNIEMAIMPLBINU32 iemAImpl_sbb_u32, iemAImpl_sbb_u32_locked;
1034	FNIEMAIMPLBINU32 iemAImpl_or_u32, iemAImpl_or_u32_locked;
1035	FNIEMAIMPLBINU32 iemAImpl_xor_u32, iemAImpl_xor_u32_locked;
1036	FNIEMAIMPLBINU32 iemAImpl_and_u32, iemAImpl_and_u32_locked;
1037	/** @} */
1038
1039	/** @name Arithmetic assignment operations on quad words (binary).
1040	* @{ */
1041	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU64, (uint64_t pu64Dst, uint64_t u64Src, uint32_t pEFlags));
1042	typedef FNIEMAIMPLBINU64 *PFNIEMAIMPLBINU64;
1043	FNIEMAIMPLBINU64 iemAImpl_add_u64, iemAImpl_add_u64_locked;
1044	FNIEMAIMPLBINU64 iemAImpl_adc_u64, iemAImpl_adc_u64_locked;
1045	FNIEMAIMPLBINU64 iemAImpl_sub_u64, iemAImpl_sub_u64_locked;
1046	FNIEMAIMPLBINU64 iemAImpl_sbb_u64, iemAImpl_sbb_u64_locked;
1047	FNIEMAIMPLBINU64 iemAImpl_or_u64, iemAImpl_or_u64_locked;
1048	FNIEMAIMPLBINU64 iemAImpl_xor_u64, iemAImpl_xor_u64_locked;
1049	FNIEMAIMPLBINU64 iemAImpl_and_u64, iemAImpl_and_u64_locked;
1050	/** @} */
1051
1052	/** @name Compare operations (thrown in with the binary ops).
1053	* @{ */
1054	FNIEMAIMPLBINU8 iemAImpl_cmp_u8;
1055	FNIEMAIMPLBINU16 iemAImpl_cmp_u16;
1056	FNIEMAIMPLBINU32 iemAImpl_cmp_u32;
1057	FNIEMAIMPLBINU64 iemAImpl_cmp_u64;
1058	/** @} */
1059
1060	/** @name Test operations (thrown in with the binary ops).
1061	* @{ */
1062	FNIEMAIMPLBINU8 iemAImpl_test_u8;
1063	FNIEMAIMPLBINU16 iemAImpl_test_u16;
1064	FNIEMAIMPLBINU32 iemAImpl_test_u32;
1065	FNIEMAIMPLBINU64 iemAImpl_test_u64;
1066	/** @} */
1067
1068	/** @name Bit operations operations (thrown in with the binary ops).
1069	* @{ */
1070	FNIEMAIMPLBINU16 iemAImpl_bt_u16, iemAImpl_bt_u16_locked;
1071	FNIEMAIMPLBINU32 iemAImpl_bt_u32, iemAImpl_bt_u32_locked;
1072	FNIEMAIMPLBINU64 iemAImpl_bt_u64, iemAImpl_bt_u64_locked;
1073	FNIEMAIMPLBINU16 iemAImpl_btc_u16, iemAImpl_btc_u16_locked;
1074	FNIEMAIMPLBINU32 iemAImpl_btc_u32, iemAImpl_btc_u32_locked;
1075	FNIEMAIMPLBINU64 iemAImpl_btc_u64, iemAImpl_btc_u64_locked;
1076	FNIEMAIMPLBINU16 iemAImpl_btr_u16, iemAImpl_btr_u16_locked;
1077	FNIEMAIMPLBINU32 iemAImpl_btr_u32, iemAImpl_btr_u32_locked;
1078	FNIEMAIMPLBINU64 iemAImpl_btr_u64, iemAImpl_btr_u64_locked;
1079	FNIEMAIMPLBINU16 iemAImpl_bts_u16, iemAImpl_bts_u16_locked;
1080	FNIEMAIMPLBINU32 iemAImpl_bts_u32, iemAImpl_bts_u32_locked;
1081	FNIEMAIMPLBINU64 iemAImpl_bts_u64, iemAImpl_bts_u64_locked;
1082	/** @} */
1083
1084	/** @name Exchange memory with register operations.
1085	* @{ */
1086	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8_locked, (uint8_t pu8Mem, uint8_t pu8Reg));
1087	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16_locked,(uint16_t pu16Mem, uint16_t pu16Reg));
1088	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32_locked,(uint32_t pu32Mem, uint32_t pu32Reg));
1089	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64_locked,(uint64_t pu64Mem, uint64_t pu64Reg));
1090	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8_unlocked, (uint8_t pu8Mem, uint8_t pu8Reg));
1091	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16_unlocked,(uint16_t pu16Mem, uint16_t pu16Reg));
1092	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32_unlocked,(uint32_t pu32Mem, uint32_t pu32Reg));
1093	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64_unlocked,(uint64_t pu64Mem, uint64_t pu64Reg));
1094	/** @} */
1095
1096	/** @name Exchange and add operations.
1097	* @{ */
1098	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1099	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1100	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1101	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1102	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8_locked, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
1103	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16_locked,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
1104	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32_locked,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
1105	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64_locked,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
1106	/** @} */
1107
1108	/** @name Compare and exchange.
1109	* @{ */
1110	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1111	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8_locked, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
1112	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16, (uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1113	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16_locked,(uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
1114	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32, (uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1115	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32_locked,(uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
1116	#ifdef RT_ARCH_X86
1117	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1118	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
1119	#else
1120	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1121	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
1122	#endif
1123	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1124	uint32_t *pEFlags));
1125	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b_locked,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
1126	uint32_t *pEFlags));
1127	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1128	uint32_t *pEFlags));
1129	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_locked,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx, PRTUINT128U pu128RbxRcx,
1130	uint32_t *pEFlags));
1131	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_fallback,(PRTUINT128U pu128Dst, PRTUINT128U pu128RaxRdx,
1132	PRTUINT128U pu128RbxRcx, uint32_t *pEFlags));
1133	/** @} */
1134
1135	/** @name Memory ordering
1136	* @{ */
1137	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEMFENCE,(void));
1138	typedef FNIEMAIMPLMEMFENCE *PFNIEMAIMPLMEMFENCE;
1139	IEM_DECL_IMPL_DEF(void, iemAImpl_mfence,(void));
1140	IEM_DECL_IMPL_DEF(void, iemAImpl_sfence,(void));
1141	IEM_DECL_IMPL_DEF(void, iemAImpl_lfence,(void));
1142	IEM_DECL_IMPL_DEF(void, iemAImpl_alt_mem_fence,(void));
1143	/** @} */
1144
1145	/** @name Double precision shifts
1146	* @{ */
1147	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU16,(uint16_t pu16Dst, uint16_t u16Src, uint8_t cShift, uint32_t pEFlags));
1148	typedef FNIEMAIMPLSHIFTDBLU16 *PFNIEMAIMPLSHIFTDBLU16;
1149	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU32,(uint32_t pu32Dst, uint32_t u32Src, uint8_t cShift, uint32_t pEFlags));
1150	typedef FNIEMAIMPLSHIFTDBLU32 *PFNIEMAIMPLSHIFTDBLU32;
1151	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU64,(uint64_t pu64Dst, uint64_t u64Src, uint8_t cShift, uint32_t pEFlags));
1152	typedef FNIEMAIMPLSHIFTDBLU64 *PFNIEMAIMPLSHIFTDBLU64;
1153	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shld_u16;
1154	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shld_u32;
1155	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shld_u64;
1156	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shrd_u16;
1157	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shrd_u32;
1158	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shrd_u64;
1159	/** @} */
1160
1161
1162	/** @name Bit search operations (thrown in with the binary ops).
1163	* @{ */
1164	FNIEMAIMPLBINU16 iemAImpl_bsf_u16;
1165	FNIEMAIMPLBINU32 iemAImpl_bsf_u32;
1166	FNIEMAIMPLBINU64 iemAImpl_bsf_u64;
1167	FNIEMAIMPLBINU16 iemAImpl_bsr_u16;
1168	FNIEMAIMPLBINU32 iemAImpl_bsr_u32;
1169	FNIEMAIMPLBINU64 iemAImpl_bsr_u64;
1170	/** @} */
1171
1172	/** @name Signed multiplication operations (thrown in with the binary ops).
1173	* @{ */
1174	FNIEMAIMPLBINU16 iemAImpl_imul_two_u16;
1175	FNIEMAIMPLBINU32 iemAImpl_imul_two_u32;
1176	FNIEMAIMPLBINU64 iemAImpl_imul_two_u64;
1177	/** @} */
1178
1179	/** @name Arithmetic assignment operations on bytes (unary).
1180	* @{ */
1181	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU8, (uint8_t pu8Dst, uint32_t pEFlags));
1182	typedef FNIEMAIMPLUNARYU8 *PFNIEMAIMPLUNARYU8;
1183	FNIEMAIMPLUNARYU8 iemAImpl_inc_u8, iemAImpl_inc_u8_locked;
1184	FNIEMAIMPLUNARYU8 iemAImpl_dec_u8, iemAImpl_dec_u8_locked;
1185	FNIEMAIMPLUNARYU8 iemAImpl_not_u8, iemAImpl_not_u8_locked;
1186	FNIEMAIMPLUNARYU8 iemAImpl_neg_u8, iemAImpl_neg_u8_locked;
1187	/** @} */
1188
1189	/** @name Arithmetic assignment operations on words (unary).
1190	* @{ */
1191	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU16, (uint16_t pu16Dst, uint32_t pEFlags));
1192	typedef FNIEMAIMPLUNARYU16 *PFNIEMAIMPLUNARYU16;
1193	FNIEMAIMPLUNARYU16 iemAImpl_inc_u16, iemAImpl_inc_u16_locked;
1194	FNIEMAIMPLUNARYU16 iemAImpl_dec_u16, iemAImpl_dec_u16_locked;
1195	FNIEMAIMPLUNARYU16 iemAImpl_not_u16, iemAImpl_not_u16_locked;
1196	FNIEMAIMPLUNARYU16 iemAImpl_neg_u16, iemAImpl_neg_u16_locked;
1197	/** @} */
1198
1199	/** @name Arithmetic assignment operations on double words (unary).
1200	* @{ */
1201	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU32, (uint32_t pu32Dst, uint32_t pEFlags));
1202	typedef FNIEMAIMPLUNARYU32 *PFNIEMAIMPLUNARYU32;
1203	FNIEMAIMPLUNARYU32 iemAImpl_inc_u32, iemAImpl_inc_u32_locked;
1204	FNIEMAIMPLUNARYU32 iemAImpl_dec_u32, iemAImpl_dec_u32_locked;
1205	FNIEMAIMPLUNARYU32 iemAImpl_not_u32, iemAImpl_not_u32_locked;
1206	FNIEMAIMPLUNARYU32 iemAImpl_neg_u32, iemAImpl_neg_u32_locked;
1207	/** @} */
1208
1209	/** @name Arithmetic assignment operations on quad words (unary).
1210	* @{ */
1211	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU64, (uint64_t pu64Dst, uint32_t pEFlags));
1212	typedef FNIEMAIMPLUNARYU64 *PFNIEMAIMPLUNARYU64;
1213	FNIEMAIMPLUNARYU64 iemAImpl_inc_u64, iemAImpl_inc_u64_locked;
1214	FNIEMAIMPLUNARYU64 iemAImpl_dec_u64, iemAImpl_dec_u64_locked;
1215	FNIEMAIMPLUNARYU64 iemAImpl_not_u64, iemAImpl_not_u64_locked;
1216	FNIEMAIMPLUNARYU64 iemAImpl_neg_u64, iemAImpl_neg_u64_locked;
1217	/** @} */
1218
1219
1220	/** @name Shift operations on bytes (Group 2).
1221	* @{ */
1222	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU8,(uint8_t pu8Dst, uint8_t cShift, uint32_t pEFlags));
1223	typedef FNIEMAIMPLSHIFTU8 *PFNIEMAIMPLSHIFTU8;
1224	FNIEMAIMPLSHIFTU8 iemAImpl_rol_u8;
1225	FNIEMAIMPLSHIFTU8 iemAImpl_ror_u8;
1226	FNIEMAIMPLSHIFTU8 iemAImpl_rcl_u8;
1227	FNIEMAIMPLSHIFTU8 iemAImpl_rcr_u8;
1228	FNIEMAIMPLSHIFTU8 iemAImpl_shl_u8;
1229	FNIEMAIMPLSHIFTU8 iemAImpl_shr_u8;
1230	FNIEMAIMPLSHIFTU8 iemAImpl_sar_u8;
1231	/** @} */
1232
1233	/** @name Shift operations on words (Group 2).
1234	* @{ */
1235	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU16,(uint16_t pu16Dst, uint8_t cShift, uint32_t pEFlags));
1236	typedef FNIEMAIMPLSHIFTU16 *PFNIEMAIMPLSHIFTU16;
1237	FNIEMAIMPLSHIFTU16 iemAImpl_rol_u16;
1238	FNIEMAIMPLSHIFTU16 iemAImpl_ror_u16;
1239	FNIEMAIMPLSHIFTU16 iemAImpl_rcl_u16;
1240	FNIEMAIMPLSHIFTU16 iemAImpl_rcr_u16;
1241	FNIEMAIMPLSHIFTU16 iemAImpl_shl_u16;
1242	FNIEMAIMPLSHIFTU16 iemAImpl_shr_u16;
1243	FNIEMAIMPLSHIFTU16 iemAImpl_sar_u16;
1244	/** @} */
1245
1246	/** @name Shift operations on double words (Group 2).
1247	* @{ */
1248	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU32,(uint32_t pu32Dst, uint8_t cShift, uint32_t pEFlags));
1249	typedef FNIEMAIMPLSHIFTU32 *PFNIEMAIMPLSHIFTU32;
1250	FNIEMAIMPLSHIFTU32 iemAImpl_rol_u32;
1251	FNIEMAIMPLSHIFTU32 iemAImpl_ror_u32;
1252	FNIEMAIMPLSHIFTU32 iemAImpl_rcl_u32;
1253	FNIEMAIMPLSHIFTU32 iemAImpl_rcr_u32;
1254	FNIEMAIMPLSHIFTU32 iemAImpl_shl_u32;
1255	FNIEMAIMPLSHIFTU32 iemAImpl_shr_u32;
1256	FNIEMAIMPLSHIFTU32 iemAImpl_sar_u32;
1257	/** @} */
1258
1259	/** @name Shift operations on words (Group 2).
1260	* @{ */
1261	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU64,(uint64_t pu64Dst, uint8_t cShift, uint32_t pEFlags));
1262	typedef FNIEMAIMPLSHIFTU64 *PFNIEMAIMPLSHIFTU64;
1263	FNIEMAIMPLSHIFTU64 iemAImpl_rol_u64;
1264	FNIEMAIMPLSHIFTU64 iemAImpl_ror_u64;
1265	FNIEMAIMPLSHIFTU64 iemAImpl_rcl_u64;
1266	FNIEMAIMPLSHIFTU64 iemAImpl_rcr_u64;
1267	FNIEMAIMPLSHIFTU64 iemAImpl_shl_u64;
1268	FNIEMAIMPLSHIFTU64 iemAImpl_shr_u64;
1269	FNIEMAIMPLSHIFTU64 iemAImpl_sar_u64;
1270	/** @} */
1271
1272	/** @name Multiplication and division operations.
1273	* @{ */
1274	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU8,(uint16_t pu16AX, uint8_t u8FactorDivisor, uint32_t pEFlags));
1275	typedef FNIEMAIMPLMULDIVU8 *PFNIEMAIMPLMULDIVU8;
1276	FNIEMAIMPLMULDIVU8 iemAImpl_mul_u8, iemAImpl_imul_u8;
1277	FNIEMAIMPLMULDIVU8 iemAImpl_div_u8, iemAImpl_idiv_u8;
1278
1279	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU16,(uint16_t pu16AX, uint16_t pu16DX, uint16_t u16FactorDivisor, uint32_t *pEFlags));
1280	typedef FNIEMAIMPLMULDIVU16 *PFNIEMAIMPLMULDIVU16;
1281	FNIEMAIMPLMULDIVU16 iemAImpl_mul_u16, iemAImpl_imul_u16;
1282	FNIEMAIMPLMULDIVU16 iemAImpl_div_u16, iemAImpl_idiv_u16;
1283
1284	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU32,(uint32_t pu32EAX, uint32_t pu32EDX, uint32_t u32FactorDivisor, uint32_t *pEFlags));
1285	typedef FNIEMAIMPLMULDIVU32 *PFNIEMAIMPLMULDIVU32;
1286	FNIEMAIMPLMULDIVU32 iemAImpl_mul_u32, iemAImpl_imul_u32;
1287	FNIEMAIMPLMULDIVU32 iemAImpl_div_u32, iemAImpl_idiv_u32;
1288
1289	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU64,(uint64_t pu64RAX, uint64_t pu64RDX, uint64_t u64FactorDivisor, uint32_t *pEFlags));
1290	typedef FNIEMAIMPLMULDIVU64 *PFNIEMAIMPLMULDIVU64;
1291	FNIEMAIMPLMULDIVU64 iemAImpl_mul_u64, iemAImpl_imul_u64;
1292	FNIEMAIMPLMULDIVU64 iemAImpl_div_u64, iemAImpl_idiv_u64;
1293	/** @} */
1294
1295	/** @name Byte Swap.
1296	* @{ */
1297	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u16,(uint32_t pu32Dst)); / Yes, 32-bit register access. */
1298	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u32,(uint32_t *pu32Dst));
1299	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u64,(uint64_t *pu64Dst));
1300	/** @} */
1301
1302	/** @name Misc.
1303	* @{ */
1304	FNIEMAIMPLBINU16 iemAImpl_arpl;
1305	/** @} */
1306
1307
1308	/** @name FPU operations taking a 32-bit float argument
1309	* @{ */
1310	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1311	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1312	typedef FNIEMAIMPLFPUR32FSW *PFNIEMAIMPLFPUR32FSW;
1313
1314	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1315	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
1316	typedef FNIEMAIMPLFPUR32 *PFNIEMAIMPLFPUR32;
1317
1318	FNIEMAIMPLFPUR32FSW iemAImpl_fcom_r80_by_r32;
1319	FNIEMAIMPLFPUR32 iemAImpl_fadd_r80_by_r32;
1320	FNIEMAIMPLFPUR32 iemAImpl_fmul_r80_by_r32;
1321	FNIEMAIMPLFPUR32 iemAImpl_fsub_r80_by_r32;
1322	FNIEMAIMPLFPUR32 iemAImpl_fsubr_r80_by_r32;
1323	FNIEMAIMPLFPUR32 iemAImpl_fdiv_r80_by_r32;
1324	FNIEMAIMPLFPUR32 iemAImpl_fdivr_r80_by_r32;
1325
1326	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT32U pr32Val));
1327	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1328	PRTFLOAT32U pr32Val, PCRTFLOAT80U pr80Val));
1329	/** @} */
1330
1331	/** @name FPU operations taking a 64-bit float argument
1332	* @{ */
1333	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1334	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1335	typedef FNIEMAIMPLFPUR64 *PFNIEMAIMPLFPUR64;
1336
1337	FNIEMAIMPLFPUR64 iemAImpl_fadd_r80_by_r64;
1338	FNIEMAIMPLFPUR64 iemAImpl_fmul_r80_by_r64;
1339	FNIEMAIMPLFPUR64 iemAImpl_fsub_r80_by_r64;
1340	FNIEMAIMPLFPUR64 iemAImpl_fsubr_r80_by_r64;
1341	FNIEMAIMPLFPUR64 iemAImpl_fdiv_r80_by_r64;
1342	FNIEMAIMPLFPUR64 iemAImpl_fdivr_r80_by_r64;
1343
1344	IEM_DECL_IMPL_DEF(void, iemAImpl_fcom_r80_by_r64,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1345	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
1346	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT64U pr64Val));
1347	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1348	PRTFLOAT64U pr32Val, PCRTFLOAT80U pr80Val));
1349	/** @} */
1350
1351	/** @name FPU operations taking a 80-bit float argument
1352	* @{ */
1353	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1354	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1355	typedef FNIEMAIMPLFPUR80 *PFNIEMAIMPLFPUR80;
1356	FNIEMAIMPLFPUR80 iemAImpl_fadd_r80_by_r80;
1357	FNIEMAIMPLFPUR80 iemAImpl_fmul_r80_by_r80;
1358	FNIEMAIMPLFPUR80 iemAImpl_fsub_r80_by_r80;
1359	FNIEMAIMPLFPUR80 iemAImpl_fsubr_r80_by_r80;
1360	FNIEMAIMPLFPUR80 iemAImpl_fdiv_r80_by_r80;
1361	FNIEMAIMPLFPUR80 iemAImpl_fdivr_r80_by_r80;
1362	FNIEMAIMPLFPUR80 iemAImpl_fprem_r80_by_r80;
1363	FNIEMAIMPLFPUR80 iemAImpl_fprem1_r80_by_r80;
1364	FNIEMAIMPLFPUR80 iemAImpl_fscale_r80_by_r80;
1365
1366	FNIEMAIMPLFPUR80 iemAImpl_fpatan_r80_by_r80;
1367	FNIEMAIMPLFPUR80 iemAImpl_fyl2x_r80_by_r80;
1368	FNIEMAIMPLFPUR80 iemAImpl_fyl2xp1_r80_by_r80;
1369
1370	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
1371	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1372	typedef FNIEMAIMPLFPUR80FSW *PFNIEMAIMPLFPUR80FSW;
1373	FNIEMAIMPLFPUR80FSW iemAImpl_fcom_r80_by_r80;
1374	FNIEMAIMPLFPUR80FSW iemAImpl_fucom_r80_by_r80;
1375
1376	typedef IEM_DECL_IMPL_TYPE(uint32_t, FNIEMAIMPLFPUR80EFL,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1377	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
1378	typedef FNIEMAIMPLFPUR80EFL *PFNIEMAIMPLFPUR80EFL;
1379	FNIEMAIMPLFPUR80EFL iemAImpl_fcomi_r80_by_r80;
1380	FNIEMAIMPLFPUR80EFL iemAImpl_fucomi_r80_by_r80;
1381
1382	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARY,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1383	typedef FNIEMAIMPLFPUR80UNARY *PFNIEMAIMPLFPUR80UNARY;
1384	FNIEMAIMPLFPUR80UNARY iemAImpl_fabs_r80;
1385	FNIEMAIMPLFPUR80UNARY iemAImpl_fchs_r80;
1386	FNIEMAIMPLFPUR80UNARY iemAImpl_f2xm1_r80;
1387	FNIEMAIMPLFPUR80UNARY iemAImpl_fsqrt_r80;
1388	FNIEMAIMPLFPUR80UNARY iemAImpl_frndint_r80;
1389	FNIEMAIMPLFPUR80UNARY iemAImpl_fsin_r80;
1390	FNIEMAIMPLFPUR80UNARY iemAImpl_fcos_r80;
1391
1392	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYFSW,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw, PCRTFLOAT80U pr80Val));
1393	typedef FNIEMAIMPLFPUR80UNARYFSW *PFNIEMAIMPLFPUR80UNARYFSW;
1394	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_ftst_r80;
1395	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_fxam_r80;
1396
1397	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80LDCONST,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes));
1398	typedef FNIEMAIMPLFPUR80LDCONST *PFNIEMAIMPLFPUR80LDCONST;
1399	FNIEMAIMPLFPUR80LDCONST iemAImpl_fld1;
1400	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2t;
1401	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2e;
1402	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldpi;
1403	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldlg2;
1404	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldln2;
1405	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldz;
1406
1407	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYTWO,(PCX86FXSTATE pFpuState, PIEMFPURESULTTWO pFpuResTwo,
1408	PCRTFLOAT80U pr80Val));
1409	typedef FNIEMAIMPLFPUR80UNARYTWO *PFNIEMAIMPLFPUR80UNARYTWO;
1410	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fptan_r80_r80;
1411	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fxtract_r80_r80;
1412	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fsincos_r80_r80;
1413
1414	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r80_from_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1415	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r80,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1416	PRTFLOAT80U pr80Dst, PCRTFLOAT80U pr80Src));
1417
1418	/** @} */
1419
1420	/** @name FPU operations taking a 16-bit signed integer argument
1421	* @{ */
1422	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI16,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1423	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1424	typedef FNIEMAIMPLFPUI16 *PFNIEMAIMPLFPUI16;
1425
1426	FNIEMAIMPLFPUI16 iemAImpl_fiadd_r80_by_i16;
1427	FNIEMAIMPLFPUI16 iemAImpl_fimul_r80_by_i16;
1428	FNIEMAIMPLFPUI16 iemAImpl_fisub_r80_by_i16;
1429	FNIEMAIMPLFPUI16 iemAImpl_fisubr_r80_by_i16;
1430	FNIEMAIMPLFPUI16 iemAImpl_fidiv_r80_by_i16;
1431	FNIEMAIMPLFPUI16 iemAImpl_fidivr_r80_by_i16;
1432
1433	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1434	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1435
1436	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i16_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int16_t const *pi16Val));
1437	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1438	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1439	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1440	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1441	/** @} */
1442
1443	/** @name FPU operations taking a 32-bit signed integer argument
1444	* @{ */
1445	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1446	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1447	typedef FNIEMAIMPLFPUI32 *PFNIEMAIMPLFPUI32;
1448
1449	FNIEMAIMPLFPUI32 iemAImpl_fiadd_r80_by_i32;
1450	FNIEMAIMPLFPUI32 iemAImpl_fimul_r80_by_i32;
1451	FNIEMAIMPLFPUI32 iemAImpl_fisub_r80_by_i32;
1452	FNIEMAIMPLFPUI32 iemAImpl_fisubr_r80_by_i32;
1453	FNIEMAIMPLFPUI32 iemAImpl_fidiv_r80_by_i32;
1454	FNIEMAIMPLFPUI32 iemAImpl_fidivr_r80_by_i32;
1455
1456	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1457	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1458
1459	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int32_t const *pi32Val));
1460	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1461	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1462	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1463	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1464	/** @} */
1465
1466	/** @name FPU operations taking a 64-bit signed integer argument
1467	* @{ */
1468	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1469	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1470	typedef FNIEMAIMPLFPUI64 *PFNIEMAIMPLFPUI64;
1471
1472	FNIEMAIMPLFPUI64 iemAImpl_fiadd_r80_by_i64;
1473	FNIEMAIMPLFPUI64 iemAImpl_fimul_r80_by_i64;
1474	FNIEMAIMPLFPUI64 iemAImpl_fisub_r80_by_i64;
1475	FNIEMAIMPLFPUI64 iemAImpl_fisubr_r80_by_i64;
1476	FNIEMAIMPLFPUI64 iemAImpl_fidiv_r80_by_i64;
1477	FNIEMAIMPLFPUI64 iemAImpl_fidivr_r80_by_i64;
1478
1479	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1480	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1481
1482	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int64_t const *pi64Val));
1483	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1484	int64_t *pi64Val, PCRTFLOAT80U pr80Val));
1485	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1486	int64_t *pi32Val, PCRTFLOAT80U pr80Val));
1487	/** @} */
1488
1489
1490	/** Temporary type representing a 256-bit vector register. */
1491	typedef struct {uint64_t au64[4]; } IEMVMM256;
1492	/** Temporary type pointing to a 256-bit vector register. */
1493	typedef IEMVMM256 *PIEMVMM256;
1494	/** Temporary type pointing to a const 256-bit vector register. */
1495	typedef IEMVMM256 *PCIEMVMM256;
1496
1497
1498	/** @name Media (SSE/MMX/AVX) operations: full1 + full2 -> full1.
1499	* @{ */
1500	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1501	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF2U64;
1502	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, PCRTUINT128U pu128Src));
1503	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF2U128;
1504	FNIEMAIMPLMEDIAF2U64 iemAImpl_pxor_u64, iemAImpl_pcmpeqb_u64, iemAImpl_pcmpeqw_u64, iemAImpl_pcmpeqd_u64;
1505	FNIEMAIMPLMEDIAF2U128 iemAImpl_pxor_u128, iemAImpl_pcmpeqb_u128, iemAImpl_pcmpeqw_u128, iemAImpl_pcmpeqd_u128;
1506	/** @} */
1507
1508	/** @name Media (SSE/MMX/AVX) operations: lowhalf1 + lowhalf1 -> full1.
1509	* @{ */
1510	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint32_t const pu32Src));
1511	typedef FNIEMAIMPLMEDIAF1L1U64 *PFNIEMAIMPLMEDIAF1L1U64;
1512	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, uint64_t const *pu64Src));
1513	typedef FNIEMAIMPLMEDIAF1L1U128 *PFNIEMAIMPLMEDIAF1L1U128;
1514	FNIEMAIMPLMEDIAF1L1U64 iemAImpl_punpcklbw_u64, iemAImpl_punpcklwd_u64, iemAImpl_punpckldq_u64;
1515	FNIEMAIMPLMEDIAF1L1U128 iemAImpl_punpcklbw_u128, iemAImpl_punpcklwd_u128, iemAImpl_punpckldq_u128, iemAImpl_punpcklqdq_u128;
1516	/** @} */
1517
1518	/** @name Media (SSE/MMX/AVX) operations: hihalf1 + hihalf2 -> full1.
1519	* @{ */
1520	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1521	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF1H1U64;
1522	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U128,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst, PCRTUINT128U pu128Src));
1523	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF1H1U128;
1524	FNIEMAIMPLMEDIAF1H1U64 iemAImpl_punpckhbw_u64, iemAImpl_punpckhwd_u64, iemAImpl_punpckhdq_u64;
1525	FNIEMAIMPLMEDIAF1H1U128 iemAImpl_punpckhbw_u128, iemAImpl_punpckhwd_u128, iemAImpl_punpckhdq_u128, iemAImpl_punpckhqdq_u128;
1526	/** @} */
1527
1528	/** @name Media (SSE/MMX/AVX) operation: Packed Shuffle Stuff (evil)
1529	* @{ */
1530	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAPSHUF,(PCX86FXSTATE pFpuState, PRTUINT128U pu128Dst,
1531	PCRTUINT128U pu128Src, uint8_t bEvil));
1532	typedef FNIEMAIMPLMEDIAPSHUF *PFNIEMAIMPLMEDIAPSHUF;
1533	FNIEMAIMPLMEDIAPSHUF iemAImpl_pshufhw, iemAImpl_pshuflw, iemAImpl_pshufd;
1534	IEM_DECL_IMPL_DEF(void, iemAImpl_pshufw,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src, uint8_t bEvil));
1535	/** @} */
1536
1537	/** @name Media (SSE/MMX/AVX) operation: Move Byte Mask
1538	* @{ */
1539	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1540	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u128,(PCX86FXSTATE pFpuState, uint64_t *pu64Dst, PCRTUINT128U pu128Src));
1541	/** @} */
1542
1543	/** @name Media (SSE/MMX/AVX) operation: Sort this later
1544	* @{ */
1545	IEM_DECL_IMPL_DEF(void, iemAImpl_movsldup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, PCRTUINT128U puSrc));
1546	IEM_DECL_IMPL_DEF(void, iemAImpl_movshdup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, PCRTUINT128U puSrc));
1547	IEM_DECL_IMPL_DEF(void, iemAImpl_movddup,(PCX86FXSTATE pFpuState, PRTUINT128U puDst, uint64_t uSrc));
1548
1549	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovsldup_256_rr,(PX86XSAVEAREA pXState, uint8_t iYRegDst, uint8_t iYRegSrc));
1550	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovsldup_256_rm,(PX86XSAVEAREA pXState, uint8_t iYRegDst, PCRTUINT256U pSrc));
1551	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovddup_256_rr,(PX86XSAVEAREA pXState, uint8_t iYRegDst, uint8_t iYRegSrc));
1552	IEM_DECL_IMPL_DEF(void, iemAImpl_vmovddup_256_rm,(PX86XSAVEAREA pXState, uint8_t iYRegDst, PCRTUINT256U pSrc));
1553
1554	/** @} */
1555
1556
1557	/** @name Function tables.
1558	* @{
1559	*/
1560
1561	/**
1562	* Function table for a binary operator providing implementation based on
1563	* operand size.
1564	*/
1565	typedef struct IEMOPBINSIZES
1566	{
1567	PFNIEMAIMPLBINU8 pfnNormalU8, pfnLockedU8;
1568	PFNIEMAIMPLBINU16 pfnNormalU16, pfnLockedU16;
1569	PFNIEMAIMPLBINU32 pfnNormalU32, pfnLockedU32;
1570	PFNIEMAIMPLBINU64 pfnNormalU64, pfnLockedU64;
1571	} IEMOPBINSIZES;
1572	/** Pointer to a binary operator function table. */
1573	typedef IEMOPBINSIZES const *PCIEMOPBINSIZES;
1574
1575
1576	/**
1577	* Function table for a unary operator providing implementation based on
1578	* operand size.
1579	*/
1580	typedef struct IEMOPUNARYSIZES
1581	{
1582	PFNIEMAIMPLUNARYU8 pfnNormalU8, pfnLockedU8;
1583	PFNIEMAIMPLUNARYU16 pfnNormalU16, pfnLockedU16;
1584	PFNIEMAIMPLUNARYU32 pfnNormalU32, pfnLockedU32;
1585	PFNIEMAIMPLUNARYU64 pfnNormalU64, pfnLockedU64;
1586	} IEMOPUNARYSIZES;
1587	/** Pointer to a unary operator function table. */
1588	typedef IEMOPUNARYSIZES const *PCIEMOPUNARYSIZES;
1589
1590
1591	/**
1592	* Function table for a shift operator providing implementation based on
1593	* operand size.
1594	*/
1595	typedef struct IEMOPSHIFTSIZES
1596	{
1597	PFNIEMAIMPLSHIFTU8 pfnNormalU8;
1598	PFNIEMAIMPLSHIFTU16 pfnNormalU16;
1599	PFNIEMAIMPLSHIFTU32 pfnNormalU32;
1600	PFNIEMAIMPLSHIFTU64 pfnNormalU64;
1601	} IEMOPSHIFTSIZES;
1602	/** Pointer to a shift operator function table. */
1603	typedef IEMOPSHIFTSIZES const *PCIEMOPSHIFTSIZES;
1604
1605
1606	/**
1607	* Function table for a multiplication or division operation.
1608	*/
1609	typedef struct IEMOPMULDIVSIZES
1610	{
1611	PFNIEMAIMPLMULDIVU8 pfnU8;
1612	PFNIEMAIMPLMULDIVU16 pfnU16;
1613	PFNIEMAIMPLMULDIVU32 pfnU32;
1614	PFNIEMAIMPLMULDIVU64 pfnU64;
1615	} IEMOPMULDIVSIZES;
1616	/** Pointer to a multiplication or division operation function table. */
1617	typedef IEMOPMULDIVSIZES const *PCIEMOPMULDIVSIZES;
1618
1619
1620	/**
1621	* Function table for a double precision shift operator providing implementation
1622	* based on operand size.
1623	*/
1624	typedef struct IEMOPSHIFTDBLSIZES
1625	{
1626	PFNIEMAIMPLSHIFTDBLU16 pfnNormalU16;
1627	PFNIEMAIMPLSHIFTDBLU32 pfnNormalU32;
1628	PFNIEMAIMPLSHIFTDBLU64 pfnNormalU64;
1629	} IEMOPSHIFTDBLSIZES;
1630	/** Pointer to a double precision shift function table. */
1631	typedef IEMOPSHIFTDBLSIZES const *PCIEMOPSHIFTDBLSIZES;
1632
1633
1634	/**
1635	* Function table for media instruction taking two full sized media registers,
1636	* optionally the 2nd being a memory reference (only modifying the first op.)
1637	*/
1638	typedef struct IEMOPMEDIAF2
1639	{
1640	PFNIEMAIMPLMEDIAF2U64 pfnU64;
1641	PFNIEMAIMPLMEDIAF2U128 pfnU128;
1642	} IEMOPMEDIAF2;
1643	/** Pointer to a media operation function table for full sized ops. */
1644	typedef IEMOPMEDIAF2 const *PCIEMOPMEDIAF2;
1645
1646	/**
1647	* Function table for media instruction taking taking one full and one lower
1648	* half media register.
1649	*/
1650	typedef struct IEMOPMEDIAF1L1
1651	{
1652	PFNIEMAIMPLMEDIAF1L1U64 pfnU64;
1653	PFNIEMAIMPLMEDIAF1L1U128 pfnU128;
1654	} IEMOPMEDIAF1L1;
1655	/** Pointer to a media operation function table for lowhalf+lowhalf -> full. */
1656	typedef IEMOPMEDIAF1L1 const *PCIEMOPMEDIAF1L1;
1657
1658	/**
1659	* Function table for media instruction taking taking one full and one high half
1660	* media register.
1661	*/
1662	typedef struct IEMOPMEDIAF1H1
1663	{
1664	PFNIEMAIMPLMEDIAF1H1U64 pfnU64;
1665	PFNIEMAIMPLMEDIAF1H1U128 pfnU128;
1666	} IEMOPMEDIAF1H1;
1667	/** Pointer to a media operation function table for hihalf+hihalf -> full. */
1668	typedef IEMOPMEDIAF1H1 const *PCIEMOPMEDIAF1H1;
1669
1670
1671	/** @} */
1672
1673
1674	/** @name C instruction implementations for anything slightly complicated.
1675	* @{ */
1676
1677	/**
1678	* For typedef'ing or declaring a C instruction implementation function taking
1679	* no extra arguments.
1680	*
1681	* @param a_Name The name of the type.
1682	*/
1683	# define IEM_CIMPL_DECL_TYPE_0(a_Name) \
1684	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr))
1685	/**
1686	* For defining a C instruction implementation function taking no extra
1687	* arguments.
1688	*
1689	* @param a_Name The name of the function
1690	*/
1691	# define IEM_CIMPL_DEF_0(a_Name) \
1692	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr))
1693	/**
1694	* For calling a C instruction implementation function taking no extra
1695	* arguments.
1696	*
1697	* This special call macro adds default arguments to the call and allow us to
1698	* change these later.
1699	*
1700	* @param a_fn The name of the function.
1701	*/
1702	# define IEM_CIMPL_CALL_0(a_fn) a_fn(pVCpu, cbInstr)
1703
1704	/**
1705	* For typedef'ing or declaring a C instruction implementation function taking
1706	* one extra argument.
1707	*
1708	* @param a_Name The name of the type.
1709	* @param a_Type0 The argument type.
1710	* @param a_Arg0 The argument name.
1711	*/
1712	# define IEM_CIMPL_DECL_TYPE_1(a_Name, a_Type0, a_Arg0) \
1713	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1714	/**
1715	* For defining a C instruction implementation function taking one extra
1716	* argument.
1717	*
1718	* @param a_Name The name of the function
1719	* @param a_Type0 The argument type.
1720	* @param a_Arg0 The argument name.
1721	*/
1722	# define IEM_CIMPL_DEF_1(a_Name, a_Type0, a_Arg0) \
1723	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1724	/**
1725	* For calling a C instruction implementation function taking one extra
1726	* argument.
1727	*
1728	* This special call macro adds default arguments to the call and allow us to
1729	* change these later.
1730	*
1731	* @param a_fn The name of the function.
1732	* @param a0 The name of the 1st argument.
1733	*/
1734	# define IEM_CIMPL_CALL_1(a_fn, a0) a_fn(pVCpu, cbInstr, (a0))
1735
1736	/**
1737	* For typedef'ing or declaring a C instruction implementation function taking
1738	* two extra arguments.
1739	*
1740	* @param a_Name The name of the type.
1741	* @param a_Type0 The type of the 1st argument
1742	* @param a_Arg0 The name of the 1st argument.
1743	* @param a_Type1 The type of the 2nd argument.
1744	* @param a_Arg1 The name of the 2nd argument.
1745	*/
1746	# define IEM_CIMPL_DECL_TYPE_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1747	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1748	/**
1749	* For defining a C instruction implementation function taking two extra
1750	* arguments.
1751	*
1752	* @param a_Name The name of the function.
1753	* @param a_Type0 The type of the 1st argument
1754	* @param a_Arg0 The name of the 1st argument.
1755	* @param a_Type1 The type of the 2nd argument.
1756	* @param a_Arg1 The name of the 2nd argument.
1757	*/
1758	# define IEM_CIMPL_DEF_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1759	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1760	/**
1761	* For calling a C instruction implementation function taking two extra
1762	* arguments.
1763	*
1764	* This special call macro adds default arguments to the call and allow us to
1765	* change these later.
1766	*
1767	* @param a_fn The name of the function.
1768	* @param a0 The name of the 1st argument.
1769	* @param a1 The name of the 2nd argument.
1770	*/
1771	# define IEM_CIMPL_CALL_2(a_fn, a0, a1) a_fn(pVCpu, cbInstr, (a0), (a1))
1772
1773	/**
1774	* For typedef'ing or declaring a C instruction implementation function taking
1775	* three extra arguments.
1776	*
1777	* @param a_Name The name of the type.
1778	* @param a_Type0 The type of the 1st argument
1779	* @param a_Arg0 The name of the 1st argument.
1780	* @param a_Type1 The type of the 2nd argument.
1781	* @param a_Arg1 The name of the 2nd argument.
1782	* @param a_Type2 The type of the 3rd argument.
1783	* @param a_Arg2 The name of the 3rd argument.
1784	*/
1785	# define IEM_CIMPL_DECL_TYPE_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1786	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1787	/**
1788	* For defining a C instruction implementation function taking three extra
1789	* arguments.
1790	*
1791	* @param a_Name The name of the function.
1792	* @param a_Type0 The type of the 1st argument
1793	* @param a_Arg0 The name of the 1st argument.
1794	* @param a_Type1 The type of the 2nd argument.
1795	* @param a_Arg1 The name of the 2nd argument.
1796	* @param a_Type2 The type of the 3rd argument.
1797	* @param a_Arg2 The name of the 3rd argument.
1798	*/
1799	# define IEM_CIMPL_DEF_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1800	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1801	/**
1802	* For calling a C instruction implementation function taking three extra
1803	* arguments.
1804	*
1805	* This special call macro adds default arguments to the call and allow us to
1806	* change these later.
1807	*
1808	* @param a_fn The name of the function.
1809	* @param a0 The name of the 1st argument.
1810	* @param a1 The name of the 2nd argument.
1811	* @param a2 The name of the 3rd argument.
1812	*/
1813	# define IEM_CIMPL_CALL_3(a_fn, a0, a1, a2) a_fn(pVCpu, cbInstr, (a0), (a1), (a2))
1814
1815
1816	/**
1817	* For typedef'ing or declaring a C instruction implementation function taking
1818	* four extra arguments.
1819	*
1820	* @param a_Name The name of the type.
1821	* @param a_Type0 The type of the 1st argument
1822	* @param a_Arg0 The name of the 1st argument.
1823	* @param a_Type1 The type of the 2nd argument.
1824	* @param a_Arg1 The name of the 2nd argument.
1825	* @param a_Type2 The type of the 3rd argument.
1826	* @param a_Arg2 The name of the 3rd argument.
1827	* @param a_Type3 The type of the 4th argument.
1828	* @param a_Arg3 The name of the 4th argument.
1829	*/
1830	# define IEM_CIMPL_DECL_TYPE_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1831	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, a_Type3 a_Arg3))
1832	/**
1833	* For defining a C instruction implementation function taking four extra
1834	* arguments.
1835	*
1836	* @param a_Name The name of the function.
1837	* @param a_Type0 The type of the 1st argument
1838	* @param a_Arg0 The name of the 1st argument.
1839	* @param a_Type1 The type of the 2nd argument.
1840	* @param a_Arg1 The name of the 2nd argument.
1841	* @param a_Type2 The type of the 3rd argument.
1842	* @param a_Arg2 The name of the 3rd argument.
1843	* @param a_Type3 The type of the 4th argument.
1844	* @param a_Arg3 The name of the 4th argument.
1845	*/
1846	# define IEM_CIMPL_DEF_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1847	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, \
1848	a_Type2 a_Arg2, a_Type3 a_Arg3))
1849	/**
1850	* For calling a C instruction implementation function taking four extra
1851	* arguments.
1852	*
1853	* This special call macro adds default arguments to the call and allow us to
1854	* change these later.
1855	*
1856	* @param a_fn The name of the function.
1857	* @param a0 The name of the 1st argument.
1858	* @param a1 The name of the 2nd argument.
1859	* @param a2 The name of the 3rd argument.
1860	* @param a3 The name of the 4th argument.
1861	*/
1862	# define IEM_CIMPL_CALL_4(a_fn, a0, a1, a2, a3) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3))
1863
1864
1865	/**
1866	* For typedef'ing or declaring a C instruction implementation function taking
1867	* five extra arguments.
1868	*
1869	* @param a_Name The name of the type.
1870	* @param a_Type0 The type of the 1st argument
1871	* @param a_Arg0 The name of the 1st argument.
1872	* @param a_Type1 The type of the 2nd argument.
1873	* @param a_Arg1 The name of the 2nd argument.
1874	* @param a_Type2 The type of the 3rd argument.
1875	* @param a_Arg2 The name of the 3rd argument.
1876	* @param a_Type3 The type of the 4th argument.
1877	* @param a_Arg3 The name of the 4th argument.
1878	* @param a_Type4 The type of the 5th argument.
1879	* @param a_Arg4 The name of the 5th argument.
1880	*/
1881	# define IEM_CIMPL_DECL_TYPE_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1882	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, \
1883	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1884	a_Type3 a_Arg3, a_Type4 a_Arg4))
1885	/**
1886	* For defining a C instruction implementation function taking five extra
1887	* arguments.
1888	*
1889	* @param a_Name The name of the function.
1890	* @param a_Type0 The type of the 1st argument
1891	* @param a_Arg0 The name of the 1st argument.
1892	* @param a_Type1 The type of the 2nd argument.
1893	* @param a_Arg1 The name of the 2nd argument.
1894	* @param a_Type2 The type of the 3rd argument.
1895	* @param a_Arg2 The name of the 3rd argument.
1896	* @param a_Type3 The type of the 4th argument.
1897	* @param a_Arg3 The name of the 4th argument.
1898	* @param a_Type4 The type of the 5th argument.
1899	* @param a_Arg4 The name of the 5th argument.
1900	*/
1901	# define IEM_CIMPL_DEF_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1902	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PVMCPUCC pVCpu, uint8_t cbInstr, \
1903	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1904	a_Type3 a_Arg3, a_Type4 a_Arg4))
1905	/**
1906	* For calling a C instruction implementation function taking five extra
1907	* arguments.
1908	*
1909	* This special call macro adds default arguments to the call and allow us to
1910	* change these later.
1911	*
1912	* @param a_fn The name of the function.
1913	* @param a0 The name of the 1st argument.
1914	* @param a1 The name of the 2nd argument.
1915	* @param a2 The name of the 3rd argument.
1916	* @param a3 The name of the 4th argument.
1917	* @param a4 The name of the 5th argument.
1918	*/
1919	# define IEM_CIMPL_CALL_5(a_fn, a0, a1, a2, a3, a4) a_fn(pVCpu, cbInstr, (a0), (a1), (a2), (a3), (a4))
1920
1921	/** @} */
1922
1923
1924	/** @} */
1925
1926	RT_C_DECLS_END
1927
1928	#endif /* !VMM_INCLUDED_SRC_include_IEMInternal_h */
1929

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/include/IEMInternal.h@ 93828

Download in other formats: