| 1 | /* $Id: tstIEMCheckMc.cpp 93115 2022-01-01 11:31:46Z vboxsync $ */
|
|---|
| 2 | /** @file
|
|---|
| 3 | * IEM Testcase - Check the "Microcode".
|
|---|
| 4 | */
|
|---|
| 5 |
|
|---|
| 6 | /*
|
|---|
| 7 | * Copyright (C) 2011-2022 Oracle Corporation
|
|---|
| 8 | *
|
|---|
| 9 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 10 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 11 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 12 | * General Public License (GPL) as published by the Free Software
|
|---|
| 13 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 14 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 15 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 16 | */
|
|---|
| 17 |
|
|---|
| 18 |
|
|---|
| 19 | /*********************************************************************************************************************************
|
|---|
| 20 | * Header Files *
|
|---|
| 21 | *********************************************************************************************************************************/
|
|---|
| 22 | #define VMCPU_INCL_CPUM_GST_CTX
|
|---|
| 23 | #include <iprt/assert.h>
|
|---|
| 24 | #include <iprt/rand.h>
|
|---|
| 25 | #include <iprt/test.h>
|
|---|
| 26 |
|
|---|
| 27 | #include <VBox/types.h>
|
|---|
| 28 | #include <VBox/err.h>
|
|---|
| 29 | #include <VBox/log.h>
|
|---|
| 30 | #define IN_TSTVMSTRUCT 1
|
|---|
| 31 | #include "../include/IEMInternal.h"
|
|---|
| 32 | #include <VBox/vmm/vm.h>
|
|---|
| 33 |
|
|---|
| 34 |
|
|---|
| 35 | /*********************************************************************************************************************************
|
|---|
| 36 | * Global Variables *
|
|---|
| 37 | *********************************************************************************************************************************/
|
|---|
| 38 | bool volatile g_fRandom;
|
|---|
| 39 | uint8_t volatile g_bRandom;
|
|---|
| 40 | RTUINT128U g_u128Zero;
|
|---|
| 41 |
|
|---|
| 42 |
|
|---|
| 43 | /** For hacks. */
|
|---|
| 44 | #define TST_IEM_CHECK_MC
|
|---|
| 45 |
|
|---|
| 46 | #define CHK_TYPE(a_ExpectedType, a_Param) \
|
|---|
| 47 | do { a_ExpectedType const * pCheckType = &(a_Param); NOREF(pCheckType); } while (0)
|
|---|
| 48 | #define CHK_PTYPE(a_ExpectedType, a_Param) \
|
|---|
| 49 | do { a_ExpectedType pCheckType = (a_Param); NOREF(pCheckType); } while (0)
|
|---|
| 50 |
|
|---|
| 51 | #define CHK_CONST(a_ExpectedType, a_Const) \
|
|---|
| 52 | do { \
|
|---|
| 53 | AssertCompile(((a_Const) >> 1) == ((a_Const) >> 1)); \
|
|---|
| 54 | AssertCompile((a_ExpectedType)(a_Const) == (a_Const)); \
|
|---|
| 55 | } while (0)
|
|---|
| 56 |
|
|---|
| 57 | #define CHK_SINGLE_BIT(a_ExpectedType, a_fBitMask) \
|
|---|
| 58 | do { \
|
|---|
| 59 | CHK_CONST(a_ExpectedType, a_fBitMask); \
|
|---|
| 60 | AssertCompile(RT_IS_POWER_OF_TWO(a_fBitMask)); \
|
|---|
| 61 | } while (0)
|
|---|
| 62 |
|
|---|
| 63 | #define CHK_GCPTR(a_EffAddr) \
|
|---|
| 64 | CHK_TYPE(RTGCPTR, a_EffAddr)
|
|---|
| 65 |
|
|---|
| 66 | #define CHK_SEG_IDX(a_iSeg) \
|
|---|
| 67 | do { \
|
|---|
| 68 | uint8_t iMySeg = (a_iSeg); NOREF(iMySeg); /** @todo const or variable. grr. */ \
|
|---|
| 69 | } while (0)
|
|---|
| 70 |
|
|---|
| 71 | #define CHK_CALL_ARG(a_Name, a_iArg) \
|
|---|
| 72 | do { RT_CONCAT3(iArgCheck_,a_iArg,a_Name) = 1; } while (0)
|
|---|
| 73 |
|
|---|
| 74 |
|
|---|
| 75 | /** @name Other stubs.
|
|---|
| 76 | * @{ */
|
|---|
| 77 |
|
|---|
| 78 | typedef VBOXSTRICTRC (* PFNIEMOP)(PVMCPU pVCpu);
|
|---|
| 79 | #define FNIEMOP_DEF(a_Name) \
|
|---|
| 80 | static VBOXSTRICTRC a_Name(PVMCPU pVCpu) RT_NO_THROW_DEF
|
|---|
| 81 | #define FNIEMOP_DEF_1(a_Name, a_Type0, a_Name0) \
|
|---|
| 82 | static VBOXSTRICTRC a_Name(PVMCPU pVCpu, a_Type0 a_Name0) RT_NO_THROW_DEF
|
|---|
| 83 | #define FNIEMOP_DEF_2(a_Name, a_Type0, a_Name0, a_Type1, a_Name1) \
|
|---|
| 84 | static VBOXSTRICTRC a_Name(PVMCPU pVCpu, a_Type0 a_Name0, a_Type1 a_Name1) RT_NO_THROW_DEF
|
|---|
| 85 |
|
|---|
| 86 | typedef VBOXSTRICTRC (* PFNIEMOPRM)(PVMCPU pVCpu, uint8_t bRm);
|
|---|
| 87 | #define FNIEMOPRM_DEF(a_Name) \
|
|---|
| 88 | static VBOXSTRICTRC a_Name(PVMCPU pVCpu, uint8_t bRm) RT_NO_THROW_DEF
|
|---|
| 89 |
|
|---|
| 90 | #define IEM_NOT_REACHED_DEFAULT_CASE_RET() default: return VERR_IPE_NOT_REACHED_DEFAULT_CASE
|
|---|
| 91 | #define IEM_RETURN_ASPECT_NOT_IMPLEMENTED() return IEM_RETURN_ASPECT_NOT_IMPLEMENTED
|
|---|
| 92 | #define IEM_RETURN_ASPECT_NOT_IMPLEMENTED_LOG(a_LoggerArgs) return IEM_RETURN_ASPECT_NOT_IMPLEMENTED
|
|---|
| 93 |
|
|---|
| 94 |
|
|---|
| 95 | #define IEM_OPCODE_GET_NEXT_RM(a_pu8) do { *(a_pu8) = g_bRandom; CHK_PTYPE(uint8_t *, a_pu8); } while (0)
|
|---|
| 96 | #define IEM_OPCODE_GET_NEXT_U8(a_pu8) do { *(a_pu8) = g_bRandom; CHK_PTYPE(uint8_t *, a_pu8); } while (0)
|
|---|
| 97 | #define IEM_OPCODE_GET_NEXT_S8(a_pi8) do { *(a_pi8) = g_bRandom; CHK_PTYPE(int8_t *, a_pi8); } while (0)
|
|---|
| 98 | #define IEM_OPCODE_GET_NEXT_S8_SX_U16(a_pu16) do { *(a_pu16) = g_bRandom; CHK_PTYPE(uint16_t *, a_pu16); } while (0)
|
|---|
| 99 | #define IEM_OPCODE_GET_NEXT_S8_SX_U32(a_pu32) do { *(a_pu32) = g_bRandom; CHK_PTYPE(uint32_t *, a_pu32); } while (0)
|
|---|
| 100 | #define IEM_OPCODE_GET_NEXT_S8_SX_U64(a_pu64) do { *(a_pu64) = g_bRandom; CHK_PTYPE(uint64_t *, a_pu64); } while (0)
|
|---|
| 101 | #define IEM_OPCODE_GET_NEXT_U16(a_pu16) do { *(a_pu16) = g_bRandom; CHK_PTYPE(uint16_t *, a_pu16); } while (0)
|
|---|
| 102 | #define IEM_OPCODE_GET_NEXT_U16_ZX_U32(a_pu32) do { *(a_pu32) = g_bRandom; CHK_PTYPE(uint32_t *, a_pu32); } while (0)
|
|---|
| 103 | #define IEM_OPCODE_GET_NEXT_U16_ZX_U64(a_pu64) do { *(a_pu64) = g_bRandom; CHK_PTYPE(uint64_t *, a_pu64); } while (0)
|
|---|
| 104 | #define IEM_OPCODE_GET_NEXT_S16(a_pi16) do { *(a_pi16) = g_bRandom; CHK_PTYPE(int16_t *, a_pi16); } while (0)
|
|---|
| 105 | #define IEM_OPCODE_GET_NEXT_U32(a_pu32) do { *(a_pu32) = g_bRandom; CHK_PTYPE(uint32_t *, a_pu32); } while (0)
|
|---|
| 106 | #define IEM_OPCODE_GET_NEXT_U32_ZX_U64(a_pu64) do { *(a_pu64) = g_bRandom; CHK_PTYPE(uint64_t *, a_pu64); } while (0)
|
|---|
| 107 | #define IEM_OPCODE_GET_NEXT_S32(a_pi32) do { *(a_pi32) = g_bRandom; CHK_PTYPE(int32_t *, a_pi32); } while (0)
|
|---|
| 108 | #define IEM_OPCODE_GET_NEXT_S32_SX_U64(a_pu64) do { *(a_pu64) = g_bRandom; CHK_PTYPE(uint64_t *, a_pu64); } while (0)
|
|---|
| 109 | #define IEM_OPCODE_GET_NEXT_U64(a_pu64) do { *(a_pu64) = g_bRandom; CHK_PTYPE(uint64_t *, a_pu64); } while (0)
|
|---|
| 110 | #define IEMOP_HLP_MIN_186() do { } while (0)
|
|---|
| 111 | #define IEMOP_HLP_MIN_286() do { } while (0)
|
|---|
| 112 | #define IEMOP_HLP_MIN_386() do { } while (0)
|
|---|
| 113 | #define IEMOP_HLP_MIN_386_EX(a_fTrue) do { } while (0)
|
|---|
| 114 | #define IEMOP_HLP_MIN_486() do { } while (0)
|
|---|
| 115 | #define IEMOP_HLP_MIN_586() do { } while (0)
|
|---|
| 116 | #define IEMOP_HLP_MIN_686() do { } while (0)
|
|---|
| 117 | #define IEMOP_HLP_NO_REAL_OR_V86_MODE() do { } while (0)
|
|---|
| 118 | #define IEMOP_HLP_NO_64BIT() do { } while (0)
|
|---|
| 119 | #define IEMOP_HLP_ONLY_64BIT() do { } while (0)
|
|---|
| 120 | #define IEMOP_HLP_64BIT_OP_SIZE() do { } while (0)
|
|---|
| 121 | #define IEMOP_HLP_DEFAULT_64BIT_OP_SIZE() do { } while (0)
|
|---|
| 122 | #define IEMOP_HLP_CLEAR_REX_NOT_BEFORE_OPCODE(a_szPrf) do { } while (0)
|
|---|
| 123 | #define IEMOP_HLP_DONE_DECODING_NO_LOCK_PREFIX() do { } while (0)
|
|---|
| 124 | #define IEMOP_HLP_DONE_VEX_DECODING() do { } while (0)
|
|---|
| 125 | #define IEMOP_HLP_DONE_VEX_DECODING_L0() do { } while (0)
|
|---|
| 126 | #define IEMOP_HLP_DONE_VEX_DECODING_NO_VVVV() do { } while (0)
|
|---|
| 127 | #define IEMOP_HLP_DONE_VEX_DECODING_L0_AND_NO_VVVV() do { } while (0)
|
|---|
| 128 | #define IEMOP_HLP_DONE_DECODING_NO_LOCK_REPZ_OR_REPNZ_PREFIXES() do { } while (0)
|
|---|
| 129 | #define IEMOP_HLP_DONE_DECODING_NO_SIZE_OP_REPZ_OR_REPNZ_PREFIXES() do { } while (0)
|
|---|
| 130 | #ifdef VBOX_WITH_NESTED_HWVIRT_VMX
|
|---|
| 131 | # define IEMOP_HLP_VMX_INSTR(a_szInstr, a_InsDiagPrefix) do { } while (0)
|
|---|
| 132 | # define IEMOP_HLP_IN_VMX_OPERATION(a_szInstr, a_InsDiagPrefix) do { } while (0)
|
|---|
| 133 | #endif
|
|---|
| 134 |
|
|---|
| 135 |
|
|---|
| 136 | #define IEMOP_HLP_DONE_DECODING() do { } while (0)
|
|---|
| 137 |
|
|---|
| 138 | #define IEMOP_HLP_DECODED_NL_1(a_uDisOpNo, a_fIemOpFlags, a_uDisParam0, a_fDisOpType) do { } while (0)
|
|---|
| 139 | #define IEMOP_HLP_DECODED_NL_2(a_uDisOpNo, a_fIemOpFlags, a_uDisParam0, a_uDisParam1, a_fDisOpType) do { } while (0)
|
|---|
| 140 | #define IEMOP_RAISE_DIVIDE_ERROR() VERR_TRPM_ACTIVE_TRAP
|
|---|
| 141 | #define IEMOP_RAISE_INVALID_OPCODE() VERR_TRPM_ACTIVE_TRAP
|
|---|
| 142 | #define IEMOP_RAISE_INVALID_LOCK_PREFIX() VERR_TRPM_ACTIVE_TRAP
|
|---|
| 143 | #define IEMOP_MNEMONIC(a_Stats, a_szMnemonic) do { } while (0)
|
|---|
| 144 | #define IEMOP_MNEMONIC0EX(a_Stats, a_szMnemonic, a_Form, a_Upper, a_Lower, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 145 | #define IEMOP_MNEMONIC1EX(a_Stats, a_szMnemonic, a_Form, a_Upper, a_Lower, a_Op1, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 146 | #define IEMOP_MNEMONIC2EX(a_Stats, a_szMnemonic, a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 147 | #define IEMOP_MNEMONIC3EX(a_Stats, a_szMnemonic, a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_Op3, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 148 | #define IEMOP_MNEMONIC4EX(a_Stats, a_szMnemonic, a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_Op3, a_Op4, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 149 | #define IEMOP_MNEMONIC0(a_Form, a_Upper, a_Lower, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 150 | #define IEMOP_MNEMONIC1(a_Form, a_Upper, a_Lower, a_Op1, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 151 | #define IEMOP_MNEMONIC2(a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 152 | #define IEMOP_MNEMONIC3(a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_Op3, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 153 | #define IEMOP_MNEMONIC4(a_Form, a_Upper, a_Lower, a_Op1, a_Op2, a_Op3, a_fDisHints, a_fIemHints) do { } while (0)
|
|---|
| 154 | #define IEMOP_BITCH_ABOUT_STUB() do { } while (0)
|
|---|
| 155 | #define FNIEMOP_STUB(a_Name) \
|
|---|
| 156 | FNIEMOP_DEF(a_Name) { return VERR_NOT_IMPLEMENTED; } \
|
|---|
| 157 | typedef int ignore_semicolon
|
|---|
| 158 | #define FNIEMOP_STUB_1(a_Name, a_Type0, a_Name0) \
|
|---|
| 159 | FNIEMOP_DEF_1(a_Name, a_Type0, a_Name0) { return VERR_NOT_IMPLEMENTED; } \
|
|---|
| 160 | typedef int ignore_semicolon
|
|---|
| 161 |
|
|---|
| 162 | #define FNIEMOP_UD_STUB(a_Name) \
|
|---|
| 163 | FNIEMOP_DEF(a_Name) { return IEMOP_RAISE_INVALID_OPCODE(); } \
|
|---|
| 164 | typedef int ignore_semicolon
|
|---|
| 165 | #define FNIEMOP_UD_STUB_1(a_Name, a_Type0, a_Name0) \
|
|---|
| 166 | FNIEMOP_DEF_1(a_Name, a_Type0, a_Name0) { return IEMOP_RAISE_INVALID_OPCODE(); } \
|
|---|
| 167 | typedef int ignore_semicolon
|
|---|
| 168 |
|
|---|
| 169 |
|
|---|
| 170 | #define FNIEMOP_CALL(a_pfn) (a_pfn)(pVCpu)
|
|---|
| 171 | #define FNIEMOP_CALL_1(a_pfn, a0) (a_pfn)(pVCpu, a0)
|
|---|
| 172 | #define FNIEMOP_CALL_2(a_pfn, a0, a1) (a_pfn)(pVCpu, a0, a1)
|
|---|
| 173 |
|
|---|
| 174 | #define IEM_IS_REAL_OR_V86_MODE(a_pVCpu) (g_fRandom)
|
|---|
| 175 | #define IEM_IS_LONG_MODE(a_pVCpu) (g_fRandom)
|
|---|
| 176 | #define IEM_IS_REAL_MODE(a_pVCpu) (g_fRandom)
|
|---|
| 177 | #define IEM_IS_GUEST_CPU_AMD(a_pVCpu) (g_fRandom)
|
|---|
| 178 | #define IEM_IS_GUEST_CPU_INTEL(a_pVCpu) (g_fRandom)
|
|---|
| 179 | #define IEM_GET_GUEST_CPU_FEATURES(a_pVCpu) ((PCCPUMFEATURES)(uintptr_t)42)
|
|---|
| 180 | #define IEM_GET_HOST_CPU_FEATURES(a_pVCpu) ((PCCPUMFEATURES)(uintptr_t)88)
|
|---|
| 181 |
|
|---|
| 182 | #define iemRecalEffOpSize(a_pVCpu) do { } while (0)
|
|---|
| 183 |
|
|---|
| 184 | IEMOPBINSIZES g_iemAImpl_add;
|
|---|
| 185 | IEMOPBINSIZES g_iemAImpl_adc;
|
|---|
| 186 | IEMOPBINSIZES g_iemAImpl_sub;
|
|---|
| 187 | IEMOPBINSIZES g_iemAImpl_sbb;
|
|---|
| 188 | IEMOPBINSIZES g_iemAImpl_or;
|
|---|
| 189 | IEMOPBINSIZES g_iemAImpl_xor;
|
|---|
| 190 | IEMOPBINSIZES g_iemAImpl_and;
|
|---|
| 191 | IEMOPBINSIZES g_iemAImpl_cmp;
|
|---|
| 192 | IEMOPBINSIZES g_iemAImpl_test;
|
|---|
| 193 | IEMOPBINSIZES g_iemAImpl_bt;
|
|---|
| 194 | IEMOPBINSIZES g_iemAImpl_btc;
|
|---|
| 195 | IEMOPBINSIZES g_iemAImpl_btr;
|
|---|
| 196 | IEMOPBINSIZES g_iemAImpl_bts;
|
|---|
| 197 | IEMOPBINSIZES g_iemAImpl_bsf;
|
|---|
| 198 | IEMOPBINSIZES g_iemAImpl_bsr;
|
|---|
| 199 | IEMOPBINSIZES g_iemAImpl_imul_two;
|
|---|
| 200 | PCIEMOPBINSIZES g_apIemImplGrp1[8];
|
|---|
| 201 | IEMOPUNARYSIZES g_iemAImpl_inc;
|
|---|
| 202 | IEMOPUNARYSIZES g_iemAImpl_dec;
|
|---|
| 203 | IEMOPUNARYSIZES g_iemAImpl_neg;
|
|---|
| 204 | IEMOPUNARYSIZES g_iemAImpl_not;
|
|---|
| 205 | IEMOPSHIFTSIZES g_iemAImpl_rol;
|
|---|
| 206 | IEMOPSHIFTSIZES g_iemAImpl_ror;
|
|---|
| 207 | IEMOPSHIFTSIZES g_iemAImpl_rcl;
|
|---|
| 208 | IEMOPSHIFTSIZES g_iemAImpl_rcr;
|
|---|
| 209 | IEMOPSHIFTSIZES g_iemAImpl_shl;
|
|---|
| 210 | IEMOPSHIFTSIZES g_iemAImpl_shr;
|
|---|
| 211 | IEMOPSHIFTSIZES g_iemAImpl_sar;
|
|---|
| 212 | IEMOPMULDIVSIZES g_iemAImpl_mul;
|
|---|
| 213 | IEMOPMULDIVSIZES g_iemAImpl_imul;
|
|---|
| 214 | IEMOPMULDIVSIZES g_iemAImpl_div;
|
|---|
| 215 | IEMOPMULDIVSIZES g_iemAImpl_idiv;
|
|---|
| 216 | IEMOPSHIFTDBLSIZES g_iemAImpl_shld;
|
|---|
| 217 | IEMOPSHIFTDBLSIZES g_iemAImpl_shrd;
|
|---|
| 218 | IEMOPMEDIAF1L1 g_iemAImpl_punpcklbw;
|
|---|
| 219 | IEMOPMEDIAF1L1 g_iemAImpl_punpcklwd;
|
|---|
| 220 | IEMOPMEDIAF1L1 g_iemAImpl_punpckldq;
|
|---|
| 221 | IEMOPMEDIAF1L1 g_iemAImpl_punpcklqdq;
|
|---|
| 222 | IEMOPMEDIAF1H1 g_iemAImpl_punpckhbw;
|
|---|
| 223 | IEMOPMEDIAF1H1 g_iemAImpl_punpckhwd;
|
|---|
| 224 | IEMOPMEDIAF1H1 g_iemAImpl_punpckhdq;
|
|---|
| 225 | IEMOPMEDIAF1H1 g_iemAImpl_punpckhqdq;
|
|---|
| 226 | IEMOPMEDIAF2 g_iemAImpl_pxor;
|
|---|
| 227 | IEMOPMEDIAF2 g_iemAImpl_pcmpeqb;
|
|---|
| 228 | IEMOPMEDIAF2 g_iemAImpl_pcmpeqw;
|
|---|
| 229 | IEMOPMEDIAF2 g_iemAImpl_pcmpeqd;
|
|---|
| 230 |
|
|---|
| 231 |
|
|---|
| 232 | #define iemAImpl_idiv_u8 ((PFNIEMAIMPLMULDIVU8)0)
|
|---|
| 233 | #define iemAImpl_div_u8 ((PFNIEMAIMPLMULDIVU8)0)
|
|---|
| 234 | #define iemAImpl_imul_u8 ((PFNIEMAIMPLMULDIVU8)0)
|
|---|
| 235 | #define iemAImpl_mul_u8 ((PFNIEMAIMPLMULDIVU8)0)
|
|---|
| 236 |
|
|---|
| 237 | #define iemAImpl_fpu_r32_to_r80 NULL
|
|---|
| 238 | #define iemAImpl_fcom_r80_by_r32 NULL
|
|---|
| 239 | #define iemAImpl_fadd_r80_by_r32 NULL
|
|---|
| 240 | #define iemAImpl_fmul_r80_by_r32 NULL
|
|---|
| 241 | #define iemAImpl_fsub_r80_by_r32 NULL
|
|---|
| 242 | #define iemAImpl_fsubr_r80_by_r32 NULL
|
|---|
| 243 | #define iemAImpl_fdiv_r80_by_r32 NULL
|
|---|
| 244 | #define iemAImpl_fdivr_r80_by_r32 NULL
|
|---|
| 245 |
|
|---|
| 246 | #define iemAImpl_fpu_r64_to_r80 NULL
|
|---|
| 247 | #define iemAImpl_fadd_r80_by_r64 NULL
|
|---|
| 248 | #define iemAImpl_fmul_r80_by_r64 NULL
|
|---|
| 249 | #define iemAImpl_fcom_r80_by_r64 NULL
|
|---|
| 250 | #define iemAImpl_fsub_r80_by_r64 NULL
|
|---|
| 251 | #define iemAImpl_fsubr_r80_by_r64 NULL
|
|---|
| 252 | #define iemAImpl_fdiv_r80_by_r64 NULL
|
|---|
| 253 | #define iemAImpl_fdivr_r80_by_r64 NULL
|
|---|
| 254 |
|
|---|
| 255 | #define iemAImpl_fadd_r80_by_r80 NULL
|
|---|
| 256 | #define iemAImpl_fmul_r80_by_r80 NULL
|
|---|
| 257 | #define iemAImpl_fsub_r80_by_r80 NULL
|
|---|
| 258 | #define iemAImpl_fsubr_r80_by_r80 NULL
|
|---|
| 259 | #define iemAImpl_fdiv_r80_by_r80 NULL
|
|---|
| 260 | #define iemAImpl_fdivr_r80_by_r80 NULL
|
|---|
| 261 | #define iemAImpl_fprem_r80_by_r80 NULL
|
|---|
| 262 | #define iemAImpl_fprem1_r80_by_r80 NULL
|
|---|
| 263 | #define iemAImpl_fscale_r80_by_r80 NULL
|
|---|
| 264 |
|
|---|
| 265 | #define iemAImpl_fpatan_r80_by_r80 NULL
|
|---|
| 266 | #define iemAImpl_fyl2x_r80_by_r80 NULL
|
|---|
| 267 | #define iemAImpl_fyl2xp1_r80_by_r80 NULL
|
|---|
| 268 |
|
|---|
| 269 | #define iemAImpl_fcom_r80_by_r80 NULL
|
|---|
| 270 | #define iemAImpl_fucom_r80_by_r80 NULL
|
|---|
| 271 | #define iemAImpl_fabs_r80 NULL
|
|---|
| 272 | #define iemAImpl_fchs_r80 NULL
|
|---|
| 273 | #define iemAImpl_ftst_r80 NULL
|
|---|
| 274 | #define iemAImpl_fxam_r80 NULL
|
|---|
| 275 | #define iemAImpl_f2xm1_r80 NULL
|
|---|
| 276 | #define iemAImpl_fsqrt_r80 NULL
|
|---|
| 277 | #define iemAImpl_frndint_r80 NULL
|
|---|
| 278 | #define iemAImpl_fsin_r80 NULL
|
|---|
| 279 | #define iemAImpl_fcos_r80 NULL
|
|---|
| 280 |
|
|---|
| 281 | #define iemAImpl_fld1 NULL
|
|---|
| 282 | #define iemAImpl_fldl2t NULL
|
|---|
| 283 | #define iemAImpl_fldl2e NULL
|
|---|
| 284 | #define iemAImpl_fldpi NULL
|
|---|
| 285 | #define iemAImpl_fldlg2 NULL
|
|---|
| 286 | #define iemAImpl_fldln2 NULL
|
|---|
| 287 | #define iemAImpl_fldz NULL
|
|---|
| 288 |
|
|---|
| 289 | #define iemAImpl_fptan_r80_r80 NULL
|
|---|
| 290 | #define iemAImpl_fxtract_r80_r80 NULL
|
|---|
| 291 | #define iemAImpl_fsincos_r80_r80 NULL
|
|---|
| 292 |
|
|---|
| 293 | #define iemAImpl_fiadd_r80_by_i16 NULL
|
|---|
| 294 | #define iemAImpl_fimul_r80_by_i16 NULL
|
|---|
| 295 | #define iemAImpl_fisub_r80_by_i16 NULL
|
|---|
| 296 | #define iemAImpl_fisubr_r80_by_i16 NULL
|
|---|
| 297 | #define iemAImpl_fidiv_r80_by_i16 NULL
|
|---|
| 298 | #define iemAImpl_fidivr_r80_by_i16 NULL
|
|---|
| 299 |
|
|---|
| 300 | #define iemAImpl_fiadd_r80_by_i32 NULL
|
|---|
| 301 | #define iemAImpl_fimul_r80_by_i32 NULL
|
|---|
| 302 | #define iemAImpl_fisub_r80_by_i32 NULL
|
|---|
| 303 | #define iemAImpl_fisubr_r80_by_i32 NULL
|
|---|
| 304 | #define iemAImpl_fidiv_r80_by_i32 NULL
|
|---|
| 305 | #define iemAImpl_fidivr_r80_by_i32 NULL
|
|---|
| 306 |
|
|---|
| 307 | #define iemCImpl_callf NULL
|
|---|
| 308 | #define iemCImpl_FarJmp NULL
|
|---|
| 309 |
|
|---|
| 310 | #define iemAImpl_pshufhw NULL
|
|---|
| 311 | #define iemAImpl_pshuflw NULL
|
|---|
| 312 | #define iemAImpl_pshufd NULL
|
|---|
| 313 |
|
|---|
| 314 | /** @} */
|
|---|
| 315 |
|
|---|
| 316 |
|
|---|
| 317 | #define IEM_REPEAT_0(a_Callback, a_User) do { } while (0)
|
|---|
| 318 | #define IEM_REPEAT_1(a_Callback, a_User) a_Callback##_CALLBACK(0, a_User)
|
|---|
| 319 | #define IEM_REPEAT_2(a_Callback, a_User) IEM_REPEAT_1(a_Callback, a_User); a_Callback##_CALLBACK(1, a_User)
|
|---|
| 320 | #define IEM_REPEAT_3(a_Callback, a_User) IEM_REPEAT_2(a_Callback, a_User); a_Callback##_CALLBACK(2, a_User)
|
|---|
| 321 | #define IEM_REPEAT_4(a_Callback, a_User) IEM_REPEAT_3(a_Callback, a_User); a_Callback##_CALLBACK(3, a_User)
|
|---|
| 322 | #define IEM_REPEAT_5(a_Callback, a_User) IEM_REPEAT_4(a_Callback, a_User); a_Callback##_CALLBACK(4, a_User)
|
|---|
| 323 | #define IEM_REPEAT_6(a_Callback, a_User) IEM_REPEAT_5(a_Callback, a_User); a_Callback##_CALLBACK(5, a_User)
|
|---|
| 324 | #define IEM_REPEAT_7(a_Callback, a_User) IEM_REPEAT_6(a_Callback, a_User); a_Callback##_CALLBACK(6, a_User)
|
|---|
| 325 | #define IEM_REPEAT_8(a_Callback, a_User) IEM_REPEAT_7(a_Callback, a_User); a_Callback##_CALLBACK(7, a_User)
|
|---|
| 326 | #define IEM_REPEAT_9(a_Callback, a_User) IEM_REPEAT_8(a_Callback, a_User); a_Callback##_CALLBACK(8, a_User)
|
|---|
| 327 | #define IEM_REPEAT(a_cTimes, a_Callback, a_User) RT_CONCAT(IEM_REPEAT_,a_cTimes)(a_Callback, a_User)
|
|---|
| 328 |
|
|---|
| 329 |
|
|---|
| 330 |
|
|---|
| 331 | /** @name Microcode test stubs
|
|---|
| 332 | * @{ */
|
|---|
| 333 |
|
|---|
| 334 | #define IEM_ARG_CHECK_CALLBACK(a_idx, a_User) int RT_CONCAT(iArgCheck_,a_idx); NOREF(RT_CONCAT(iArgCheck_,a_idx))
|
|---|
| 335 | #define IEM_MC_BEGIN(a_cArgs, a_cLocals) \
|
|---|
| 336 | { \
|
|---|
| 337 | const uint8_t cArgs = (a_cArgs); NOREF(cArgs); \
|
|---|
| 338 | const uint8_t cLocals = (a_cLocals); NOREF(cLocals); \
|
|---|
| 339 | const uint8_t fMcBegin = (a_cArgs) + (a_cLocals); \
|
|---|
| 340 | IEM_REPEAT(a_cArgs, IEM_ARG_CHECK, 0); \
|
|---|
| 341 |
|
|---|
| 342 | #define IEM_MC_END() \
|
|---|
| 343 | }
|
|---|
| 344 |
|
|---|
| 345 | #define IEM_MC_PAUSE() do { (void)fMcBegin; } while (0)
|
|---|
| 346 | #define IEM_MC_CONTINUE() do { (void)fMcBegin; } while (0)
|
|---|
| 347 | #define IEM_MC_ADVANCE_RIP() do { (void)fMcBegin; } while (0)
|
|---|
| 348 | #define IEM_MC_REL_JMP_S8(a_i8) do { (void)fMcBegin; CHK_TYPE(int8_t, a_i8); } while (0)
|
|---|
| 349 | #define IEM_MC_REL_JMP_S16(a_i16) do { (void)fMcBegin; CHK_TYPE(int16_t, a_i16); } while (0)
|
|---|
| 350 | #define IEM_MC_REL_JMP_S32(a_i32) do { (void)fMcBegin; CHK_TYPE(int32_t, a_i32); } while (0)
|
|---|
| 351 | #define IEM_MC_SET_RIP_U16(a_u16NewIP) do { (void)fMcBegin; CHK_TYPE(uint16_t, a_u16NewIP); } while (0)
|
|---|
| 352 | #define IEM_MC_SET_RIP_U32(a_u32NewIP) do { (void)fMcBegin; CHK_TYPE(uint32_t, a_u32NewIP); } while (0)
|
|---|
| 353 | #define IEM_MC_SET_RIP_U64(a_u64NewIP) do { (void)fMcBegin; CHK_TYPE(uint64_t, a_u64NewIP); } while (0)
|
|---|
| 354 | #define IEM_MC_RAISE_DIVIDE_ERROR() do { (void)fMcBegin; return VERR_TRPM_ACTIVE_TRAP; } while (0)
|
|---|
| 355 | #define IEM_MC_MAYBE_RAISE_DEVICE_NOT_AVAILABLE() do { (void)fMcBegin; } while (0)
|
|---|
| 356 | #define IEM_MC_MAYBE_RAISE_WAIT_DEVICE_NOT_AVAILABLE() do { (void)fMcBegin; } while (0)
|
|---|
| 357 | #define IEM_MC_MAYBE_RAISE_FPU_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 358 | #define IEM_MC_MAYBE_RAISE_MMX_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 359 | #define IEM_MC_MAYBE_RAISE_MMX_RELATED_XCPT_CHECK_SSE_OR_MMXEXT() do { (void)fMcBegin; } while (0)
|
|---|
| 360 | #define IEM_MC_MAYBE_RAISE_SSE_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 361 | #define IEM_MC_MAYBE_RAISE_SSE2_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 362 | #define IEM_MC_MAYBE_RAISE_SSE3_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 363 | #define IEM_MC_MAYBE_RAISE_SSE41_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 364 | #define IEM_MC_MAYBE_RAISE_AVX_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 365 | #define IEM_MC_MAYBE_RAISE_AVX2_RELATED_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 366 | #define IEM_MC_RAISE_GP0_IF_CPL_NOT_ZERO() do { (void)fMcBegin; } while (0)
|
|---|
| 367 | #define IEM_MC_RAISE_GP0_IF_EFF_ADDR_UNALIGNED(a_EffAddr, a_cbAlign) \
|
|---|
| 368 | do { (void)fMcBegin; AssertCompile(RT_IS_POWER_OF_TWO(a_cbAlign)); CHK_TYPE(RTGCPTR, a_EffAddr); } while (0)
|
|---|
| 369 | #define IEM_MC_MAYBE_RAISE_FSGSBASE_XCPT() do { (void)fMcBegin; } while (0)
|
|---|
| 370 | #define IEM_MC_MAYBE_RAISE_NON_CANONICAL_ADDR_GP0(a_u64Addr) do { (void)fMcBegin; } while (0)
|
|---|
| 371 |
|
|---|
| 372 | #define IEM_MC_LOCAL(a_Type, a_Name) (void)fMcBegin; \
|
|---|
| 373 | a_Type a_Name; NOREF(a_Name); (void)fMcBegin
|
|---|
| 374 | #define IEM_MC_LOCAL_CONST(a_Type, a_Name, a_Value) (void)fMcBegin; \
|
|---|
| 375 | a_Type const a_Name = (a_Value); \
|
|---|
| 376 | NOREF(a_Name)
|
|---|
| 377 | #define IEM_MC_REF_LOCAL(a_pRefArg, a_Local) (void)fMcBegin; \
|
|---|
| 378 | (a_pRefArg) = &(a_Local)
|
|---|
| 379 |
|
|---|
| 380 | #define IEM_MC_ARG(a_Type, a_Name, a_iArg) (void)fMcBegin; \
|
|---|
| 381 | RT_CONCAT(iArgCheck_,a_iArg) = 1; NOREF(RT_CONCAT(iArgCheck_,a_iArg)); \
|
|---|
| 382 | int RT_CONCAT3(iArgCheck_,a_iArg,a_Name); NOREF(RT_CONCAT3(iArgCheck_,a_iArg,a_Name)); \
|
|---|
| 383 | AssertCompile((a_iArg) < cArgs); \
|
|---|
| 384 | a_Type a_Name; \
|
|---|
| 385 | NOREF(a_Name)
|
|---|
| 386 | #define IEM_MC_ARG_CONST(a_Type, a_Name, a_Value, a_iArg) (void)fMcBegin; \
|
|---|
| 387 | RT_CONCAT(iArgCheck_, a_iArg) = 1; NOREF(RT_CONCAT(iArgCheck_,a_iArg)); \
|
|---|
| 388 | int RT_CONCAT3(iArgCheck_,a_iArg,a_Name); NOREF(RT_CONCAT3(iArgCheck_,a_iArg,a_Name)); \
|
|---|
| 389 | AssertCompile((a_iArg) < cArgs); \
|
|---|
| 390 | a_Type const a_Name = (a_Value); \
|
|---|
| 391 | NOREF(a_Name)
|
|---|
| 392 | #define IEM_MC_ARG_XSTATE(a_Name, a_iArg) \
|
|---|
| 393 | IEM_MC_ARG_CONST(PX86XSAVEAREA, a_Name, NULL, a_iArg)
|
|---|
| 394 |
|
|---|
| 395 | #define IEM_MC_ARG_LOCAL_REF(a_Type, a_Name, a_Local, a_iArg) (void)fMcBegin; \
|
|---|
| 396 | RT_CONCAT(iArgCheck_, a_iArg) = 1; NOREF(RT_CONCAT(iArgCheck_,a_iArg)); \
|
|---|
| 397 | int RT_CONCAT3(iArgCheck_,a_iArg,a_Name); NOREF(RT_CONCAT3(iArgCheck_,a_iArg,a_Name)); \
|
|---|
| 398 | AssertCompile((a_iArg) < cArgs); \
|
|---|
| 399 | a_Type const a_Name = &(a_Local); \
|
|---|
| 400 | NOREF(a_Name)
|
|---|
| 401 | #define IEM_MC_ARG_LOCAL_EFLAGS(a_pName, a_Name, a_iArg) (void)fMcBegin; \
|
|---|
| 402 | RT_CONCAT(iArgCheck_, a_iArg) = 1; NOREF(RT_CONCAT(iArgCheck_,a_iArg)); \
|
|---|
| 403 | int RT_CONCAT3(iArgCheck_,a_iArg,a_pName); NOREF(RT_CONCAT3(iArgCheck_,a_iArg,a_pName)); \
|
|---|
| 404 | AssertCompile((a_iArg) < cArgs); \
|
|---|
| 405 | uint32_t a_Name; \
|
|---|
| 406 | uint32_t *a_pName = &a_Name; \
|
|---|
| 407 | NOREF(a_pName)
|
|---|
| 408 |
|
|---|
| 409 | #define IEM_MC_COMMIT_EFLAGS(a_EFlags) do { CHK_TYPE(uint32_t, a_EFlags); (void)fMcBegin; } while (0)
|
|---|
| 410 | #define IEM_MC_ASSIGN(a_VarOrArg, a_CVariableOrConst) do { (a_VarOrArg) = (0); (void)fMcBegin; } while (0)
|
|---|
| 411 | #define IEM_MC_ASSIGN_TO_SMALLER IEM_MC_ASSIGN
|
|---|
| 412 |
|
|---|
| 413 | #define IEM_MC_FETCH_GREG_U8(a_u8Dst, a_iGReg) do { (a_u8Dst) = 0; CHK_TYPE(uint8_t, a_u8Dst); (void)fMcBegin; } while (0)
|
|---|
| 414 | #define IEM_MC_FETCH_GREG_U8_ZX_U16(a_u16Dst, a_iGReg) do { (a_u16Dst) = 0; CHK_TYPE(uint16_t, a_u16Dst); (void)fMcBegin; } while (0)
|
|---|
| 415 | #define IEM_MC_FETCH_GREG_U8_ZX_U32(a_u32Dst, a_iGReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 416 | #define IEM_MC_FETCH_GREG_U8_ZX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 417 | #define IEM_MC_FETCH_GREG_U8_SX_U16(a_u16Dst, a_iGReg) do { (a_u16Dst) = 0; CHK_TYPE(uint16_t, a_u16Dst); (void)fMcBegin; } while (0)
|
|---|
| 418 | #define IEM_MC_FETCH_GREG_U8_SX_U32(a_u32Dst, a_iGReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 419 | #define IEM_MC_FETCH_GREG_U8_SX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 420 | #define IEM_MC_FETCH_GREG_U16(a_u16Dst, a_iGReg) do { (a_u16Dst) = 0; CHK_TYPE(uint16_t, a_u16Dst); (void)fMcBegin; } while (0)
|
|---|
| 421 | #define IEM_MC_FETCH_GREG_U16_ZX_U32(a_u32Dst, a_iGReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 422 | #define IEM_MC_FETCH_GREG_U16_ZX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 423 | #define IEM_MC_FETCH_GREG_U16_SX_U32(a_u32Dst, a_iGReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 424 | #define IEM_MC_FETCH_GREG_U16_SX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 425 | #define IEM_MC_FETCH_GREG_U32(a_u32Dst, a_iGReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 426 | #define IEM_MC_FETCH_GREG_U32_ZX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 427 | #define IEM_MC_FETCH_GREG_U32_SX_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 428 | #define IEM_MC_FETCH_GREG_U64(a_u64Dst, a_iGReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 429 | #define IEM_MC_FETCH_GREG_U64_ZX_U64 IEM_MC_FETCH_GREG_U64
|
|---|
| 430 | #define IEM_MC_FETCH_SREG_U16(a_u16Dst, a_iSReg) do { (a_u16Dst) = 0; CHK_TYPE(uint16_t, a_u16Dst); (void)fMcBegin; } while (0)
|
|---|
| 431 | #define IEM_MC_FETCH_SREG_ZX_U32(a_u32Dst, a_iSReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 432 | #define IEM_MC_FETCH_SREG_ZX_U64(a_u64Dst, a_iSReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 433 | #define IEM_MC_FETCH_SREG_BASE_U64(a_u64Dst, a_iSReg) do { (a_u64Dst) = 0; CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 434 | #define IEM_MC_FETCH_SREG_BASE_U32(a_u32Dst, a_iSReg) do { (a_u32Dst) = 0; CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 435 | #define IEM_MC_FETCH_EFLAGS(a_EFlags) do { (a_EFlags) = 0; CHK_TYPE(uint32_t, a_EFlags); (void)fMcBegin; } while (0)
|
|---|
| 436 | #define IEM_MC_FETCH_EFLAGS_U8(a_EFlags) do { (a_EFlags) = 0; CHK_TYPE(uint8_t, a_EFlags); (void)fMcBegin; } while (0)
|
|---|
| 437 | #define IEM_MC_FETCH_FSW(a_u16Fsw) do { (a_u16Fsw) = 0; CHK_TYPE(uint16_t, a_u16Fsw); (void)fFpuRead; (void)fMcBegin; } while (0)
|
|---|
| 438 | #define IEM_MC_FETCH_FCW(a_u16Fcw) do { (a_u16Fcw) = 0; CHK_TYPE(uint16_t, a_u16Fcw); (void)fFpuRead; (void)fMcBegin; } while (0)
|
|---|
| 439 | #define IEM_MC_STORE_GREG_U8(a_iGReg, a_u8Value) do { CHK_TYPE(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 440 | #define IEM_MC_STORE_GREG_U16(a_iGReg, a_u16Value) do { CHK_TYPE(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 441 | #define IEM_MC_STORE_GREG_U32(a_iGReg, a_u32Value) do { (void)fMcBegin; } while (0)
|
|---|
| 442 | #define IEM_MC_STORE_GREG_U64(a_iGReg, a_u64Value) do { (void)fMcBegin; } while (0)
|
|---|
| 443 | #define IEM_MC_STORE_GREG_U8_CONST(a_iGReg, a_u8C) do { AssertCompile((uint8_t )(a_u8C) == (a_u8C) ); (void)fMcBegin; } while (0)
|
|---|
| 444 | #define IEM_MC_STORE_GREG_U16_CONST(a_iGReg, a_u16C) do { AssertCompile((uint16_t)(a_u16C) == (a_u16C)); (void)fMcBegin; } while (0)
|
|---|
| 445 | #define IEM_MC_STORE_GREG_U32_CONST(a_iGReg, a_u32C) do { AssertCompile((uint32_t)(a_u32C) == (a_u32C)); (void)fMcBegin; } while (0)
|
|---|
| 446 | #define IEM_MC_STORE_GREG_U64_CONST(a_iGReg, a_u64C) do { AssertCompile((uint64_t)(a_u64C) == (a_u64C)); (void)fMcBegin; } while (0)
|
|---|
| 447 | #define IEM_MC_STORE_FPUREG_R80_SRC_REF(a_iSt, a_pr80Src) do { CHK_PTYPE(PCRTFLOAT80U, a_pr80Src); Assert((a_iSt) < 8); (void)fMcBegin; } while (0)
|
|---|
| 448 | #define IEM_MC_CLEAR_HIGH_GREG_U64(a_iGReg) do { (void)fMcBegin; } while (0)
|
|---|
| 449 | #define IEM_MC_CLEAR_HIGH_GREG_U64_BY_REF(a_pu32Dst) do { CHK_PTYPE(uint32_t *, a_pu32Dst); (void)fMcBegin; } while (0)
|
|---|
| 450 | #define IEM_MC_STORE_SREG_BASE_U64(a_iSeg, a_u64Value) do { (void)fMcBegin; } while (0)
|
|---|
| 451 | #define IEM_MC_STORE_SREG_BASE_U32(a_iSeg, a_u32Value) do { (void)fMcBegin; } while (0)
|
|---|
| 452 | #define IEM_MC_REF_GREG_U8(a_pu8Dst, a_iGReg) do { (a_pu8Dst) = (uint8_t *)((uintptr_t)0); CHK_PTYPE(uint8_t *, a_pu8Dst); (void)fMcBegin; } while (0)
|
|---|
| 453 | #define IEM_MC_REF_GREG_U16(a_pu16Dst, a_iGReg) do { (a_pu16Dst) = (uint16_t *)((uintptr_t)0); CHK_PTYPE(uint16_t *, a_pu16Dst); (void)fMcBegin; } while (0)
|
|---|
| 454 | #define IEM_MC_REF_GREG_U32(a_pu32Dst, a_iGReg) do { (a_pu32Dst) = (uint32_t *)((uintptr_t)0); CHK_PTYPE(uint32_t *, a_pu32Dst); (void)fMcBegin; } while (0)
|
|---|
| 455 | #define IEM_MC_REF_GREG_U64(a_pu64Dst, a_iGReg) do { (a_pu64Dst) = (uint64_t *)((uintptr_t)0); CHK_PTYPE(uint64_t *, a_pu64Dst); (void)fMcBegin; } while (0)
|
|---|
| 456 | #define IEM_MC_REF_EFLAGS(a_pEFlags) do { (a_pEFlags) = (uint32_t *)((uintptr_t)0); CHK_PTYPE(uint32_t *, a_pEFlags); (void)fMcBegin; } while (0)
|
|---|
| 457 |
|
|---|
| 458 | #define IEM_MC_ADD_GREG_U8(a_iGReg, a_u8Value) do { CHK_CONST(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 459 | #define IEM_MC_ADD_GREG_U16(a_iGReg, a_u16Value) do { CHK_CONST(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 460 | #define IEM_MC_ADD_GREG_U32(a_iGReg, a_u32Value) do { CHK_CONST(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 461 | #define IEM_MC_ADD_GREG_U64(a_iGReg, a_u64Value) do { CHK_CONST(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 462 | #define IEM_MC_SUB_GREG_U8(a_iGReg, a_u8Value) do { CHK_CONST(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 463 | #define IEM_MC_SUB_GREG_U16(a_iGReg, a_u16Value) do { CHK_CONST(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 464 | #define IEM_MC_SUB_GREG_U32(a_iGReg, a_u32Value) do { CHK_CONST(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 465 | #define IEM_MC_SUB_GREG_U64(a_iGReg, a_u64Value) do { CHK_CONST(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 466 | #define IEM_MC_SUB_LOCAL_U16(a_u16Value, a_u16Const) do { CHK_CONST(uint16_t, a_u16Const); (void)fMcBegin; } while (0)
|
|---|
| 467 |
|
|---|
| 468 | #define IEM_MC_AND_GREG_U8(a_iGReg, a_u8Value) do { CHK_CONST(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 469 | #define IEM_MC_AND_GREG_U16(a_iGReg, a_u16Value) do { CHK_CONST(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 470 | #define IEM_MC_AND_GREG_U32(a_iGReg, a_u32Value) do { CHK_CONST(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 471 | #define IEM_MC_AND_GREG_U64(a_iGReg, a_u64Value) do { CHK_CONST(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 472 | #define IEM_MC_OR_GREG_U8(a_iGReg, a_u8Value) do { CHK_CONST(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 473 | #define IEM_MC_OR_GREG_U16(a_iGReg, a_u16Value) do { CHK_CONST(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 474 | #define IEM_MC_OR_GREG_U32(a_iGReg, a_u32Value) do { CHK_CONST(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 475 | #define IEM_MC_OR_GREG_U64(a_iGReg, a_u64Value) do { CHK_CONST(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 476 |
|
|---|
| 477 | #define IEM_MC_ADD_GREG_U8_TO_LOCAL(a_u16Value, a_iGReg) do { (a_u8Value) += 1; CHK_TYPE(uint8_t, a_u8Value); (void)fMcBegin; } while (0)
|
|---|
| 478 | #define IEM_MC_ADD_GREG_U16_TO_LOCAL(a_u16Value, a_iGReg) do { (a_u16Value) += 1; CHK_TYPE(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 479 | #define IEM_MC_ADD_GREG_U32_TO_LOCAL(a_u32Value, a_iGReg) do { (a_u32Value) += 1; CHK_TYPE(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 480 | #define IEM_MC_ADD_GREG_U64_TO_LOCAL(a_u64Value, a_iGReg) do { (a_u64Value) += 1; CHK_TYPE(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 481 | #define IEM_MC_ADD_LOCAL_S16_TO_EFF_ADDR(a_EffAddr, a_i16) do { (a_EffAddr) += (a_i16); CHK_GCPTR(a_EffAddr); (void)fMcBegin; } while (0)
|
|---|
| 482 | #define IEM_MC_ADD_LOCAL_S32_TO_EFF_ADDR(a_EffAddr, a_i32) do { (a_EffAddr) += (a_i32); CHK_GCPTR(a_EffAddr); (void)fMcBegin; } while (0)
|
|---|
| 483 | #define IEM_MC_ADD_LOCAL_S64_TO_EFF_ADDR(a_EffAddr, a_i64) do { (a_EffAddr) += (a_i64); CHK_GCPTR(a_EffAddr); (void)fMcBegin; } while (0)
|
|---|
| 484 | #define IEM_MC_AND_LOCAL_U8(a_u8Local, a_u8Mask) do { (a_u8Local) &= (a_u8Mask); CHK_TYPE(uint8_t, a_u8Local); CHK_CONST(uint8_t, a_u8Mask); (void)fMcBegin; } while (0)
|
|---|
| 485 | #define IEM_MC_AND_LOCAL_U16(a_u16Local, a_u16Mask) do { (a_u16Local) &= (a_u16Mask); CHK_TYPE(uint16_t, a_u16Local); CHK_CONST(uint16_t, a_u16Mask); (void)fMcBegin; } while (0)
|
|---|
| 486 | #define IEM_MC_AND_LOCAL_U32(a_u32Local, a_u32Mask) do { (a_u32Local) &= (a_u32Mask); CHK_TYPE(uint32_t, a_u32Local); CHK_CONST(uint32_t, a_u32Mask); (void)fMcBegin; } while (0)
|
|---|
| 487 | #define IEM_MC_AND_LOCAL_U64(a_u64Local, a_u64Mask) do { (a_u64Local) &= (a_u64Mask); CHK_TYPE(uint64_t, a_u64Local); CHK_CONST(uint64_t, a_u64Mask); (void)fMcBegin; } while (0)
|
|---|
| 488 | #define IEM_MC_AND_ARG_U16(a_u16Arg, a_u16Mask) do { (a_u16Arg) &= (a_u16Mask); CHK_TYPE(uint16_t, a_u16Arg); CHK_CONST(uint16_t, a_u16Mask); (void)fMcBegin; } while (0)
|
|---|
| 489 | #define IEM_MC_AND_ARG_U32(a_u32Arg, a_u32Mask) do { (a_u32Arg) &= (a_u32Mask); CHK_TYPE(uint32_t, a_u32Arg); CHK_CONST(uint32_t, a_u32Mask); (void)fMcBegin; } while (0)
|
|---|
| 490 | #define IEM_MC_AND_ARG_U64(a_u64Arg, a_u64Mask) do { (a_u64Arg) &= (a_u64Mask); CHK_TYPE(uint64_t, a_u64Arg); CHK_CONST(uint64_t, a_u64Mask); (void)fMcBegin; } while (0)
|
|---|
| 491 | #define IEM_MC_OR_LOCAL_U8(a_u8Local, a_u8Mask) do { (a_u8Local) |= (a_u8Mask); CHK_TYPE(uint8_t, a_u8Local); CHK_CONST(uint8_t, a_u8Mask); (void)fMcBegin; } while (0)
|
|---|
| 492 | #define IEM_MC_OR_LOCAL_U16(a_u16Local, a_u16Mask) do { (a_u16Local) |= (a_u16Mask); CHK_TYPE(uint16_t, a_u16Local); CHK_CONST(uint16_t, a_u16Mask); (void)fMcBegin; } while (0)
|
|---|
| 493 | #define IEM_MC_OR_LOCAL_U32(a_u32Local, a_u32Mask) do { (a_u32Local) |= (a_u32Mask); CHK_TYPE(uint32_t, a_u32Local); CHK_CONST(uint32_t, a_u32Mask); (void)fMcBegin; } while (0)
|
|---|
| 494 | #define IEM_MC_SAR_LOCAL_S16(a_i16Local, a_cShift) do { (a_i16Local) >>= (a_cShift); CHK_TYPE(int16_t, a_i16Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 495 | #define IEM_MC_SAR_LOCAL_S32(a_i32Local, a_cShift) do { (a_i32Local) >>= (a_cShift); CHK_TYPE(int32_t, a_i32Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 496 | #define IEM_MC_SAR_LOCAL_S64(a_i64Local, a_cShift) do { (a_i64Local) >>= (a_cShift); CHK_TYPE(int64_t, a_i64Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 497 | #define IEM_MC_SHL_LOCAL_S16(a_i16Local, a_cShift) do { (a_i16Local) <<= (a_cShift); CHK_TYPE(int16_t, a_i16Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 498 | #define IEM_MC_SHL_LOCAL_S32(a_i32Local, a_cShift) do { (a_i32Local) <<= (a_cShift); CHK_TYPE(int32_t, a_i32Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 499 | #define IEM_MC_SHL_LOCAL_S64(a_i64Local, a_cShift) do { (a_i64Local) <<= (a_cShift); CHK_TYPE(int64_t, a_i64Local); CHK_CONST(uint8_t, a_cShift); (void)fMcBegin; } while (0)
|
|---|
| 500 | #define IEM_MC_AND_2LOCS_U32(a_u32Local, a_u32Mask) do { (a_u32Local) &= (a_u32Mask); CHK_TYPE(uint32_t, a_u32Local); (void)fMcBegin; } while (0)
|
|---|
| 501 | #define IEM_MC_OR_2LOCS_U32(a_u32Local, a_u32Mask) do { (a_u32Local) |= (a_u32Mask); CHK_TYPE(uint32_t, a_u32Local); (void)fMcBegin; } while (0)
|
|---|
| 502 | #define IEM_MC_SET_EFL_BIT(a_fBit) do { CHK_SINGLE_BIT(uint32_t, a_fBit); (void)fMcBegin; } while (0)
|
|---|
| 503 | #define IEM_MC_CLEAR_EFL_BIT(a_fBit) do { CHK_SINGLE_BIT(uint32_t, a_fBit); (void)fMcBegin; } while (0)
|
|---|
| 504 | #define IEM_MC_FLIP_EFL_BIT(a_fBit) do { CHK_SINGLE_BIT(uint32_t, a_fBit); (void)fMcBegin; } while (0)
|
|---|
| 505 | #define IEM_MC_CLEAR_FSW_EX() do { (void)fMcBegin; } while (0)
|
|---|
| 506 | #define IEM_MC_FPU_TO_MMX_MODE() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 507 | #define IEM_MC_FPU_FROM_MMX_MODE() do { (void)fMcBegin; } while (0)
|
|---|
| 508 |
|
|---|
| 509 | #define IEM_MC_FETCH_MREG_U64(a_u64Value, a_iMReg) do { (a_u64Value) = 0; CHK_TYPE(uint64_t, a_u64Value); (void)fFpuRead; (void)fMcBegin; } while (0)
|
|---|
| 510 | #define IEM_MC_FETCH_MREG_U32(a_u32Value, a_iMReg) do { (a_u32Value) = 0; CHK_TYPE(uint32_t, a_u32Value); (void)fFpuRead; (void)fMcBegin; } while (0)
|
|---|
| 511 | #define IEM_MC_STORE_MREG_U64(a_iMReg, a_u64Value) do { CHK_TYPE(uint64_t, a_u64Value); (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 512 | #define IEM_MC_STORE_MREG_U32_ZX_U64(a_iMReg, a_u32Value) do { CHK_TYPE(uint32_t, a_u32Value); (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 513 | #define IEM_MC_REF_MREG_U64(a_pu64Dst, a_iMReg) do { (a_pu64Dst) = (uint64_t *)((uintptr_t)0); CHK_PTYPE(uint64_t *, a_pu64Dst); (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 514 | #define IEM_MC_REF_MREG_U64_CONST(a_pu64Dst, a_iMReg) do { (a_pu64Dst) = (uint64_t const *)((uintptr_t)0); CHK_PTYPE(uint64_t const *, a_pu64Dst); (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 515 | #define IEM_MC_REF_MREG_U32_CONST(a_pu32Dst, a_iMReg) do { (a_pu32Dst) = (uint32_t const *)((uintptr_t)0); CHK_PTYPE(uint32_t const *, a_pu32Dst); (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 516 |
|
|---|
| 517 | #define IEM_MC_FETCH_XREG_U128(a_u128Value, a_iXReg) do { (a_u128Value) = g_u128Zero; CHK_TYPE(RTUINT128U, a_u128Value); (void)fSseRead; (void)fMcBegin; } while (0)
|
|---|
| 518 | #define IEM_MC_FETCH_XREG_U64(a_u64Value, a_iXReg) do { (a_u64Value) = 0; CHK_TYPE(uint64_t, a_u64Value); (void)fSseRead; (void)fMcBegin; } while (0)
|
|---|
| 519 | #define IEM_MC_FETCH_XREG_U32(a_u32Value, a_iXReg) do { (a_u32Value) = 0; CHK_TYPE(uint32_t, a_u32Value); (void)fSseRead; (void)fMcBegin; } while (0)
|
|---|
| 520 | #define IEM_MC_FETCH_XREG_HI_U64(a_u64Value, a_iXReg) do { (a_u64Value) = 0; CHK_TYPE(uint64_t, a_u64Value); (void)fSseRead; (void)fMcBegin; } while (0)
|
|---|
| 521 | #define IEM_MC_STORE_XREG_U128(a_iXReg, a_u128Value) do { CHK_TYPE(RTUINT128U, a_u128Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 522 | #define IEM_MC_STORE_XREG_U64(a_iXReg, a_u64Value) do { CHK_TYPE(uint64_t, a_u64Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 523 | #define IEM_MC_STORE_XREG_U64_ZX_U128(a_iXReg, a_u64Value) do { CHK_TYPE(uint64_t, a_u64Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 524 | #define IEM_MC_STORE_XREG_U32(a_iXReg, a_u32Value) do { CHK_TYPE(uint32_t, a_u32Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 525 | #define IEM_MC_STORE_XREG_U32_ZX_U128(a_iXReg, a_u32Value) do { CHK_TYPE(uint32_t, a_u32Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 526 | #define IEM_MC_STORE_XREG_HI_U64(a_iXReg, a_u64Value) do { CHK_TYPE(uint64_t, a_u64Value); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 527 | #define IEM_MC_REF_XREG_U128(a_pu128Dst, a_iXReg) do { (a_pu128Dst) = (PRTUINT128U)((uintptr_t)0); CHK_PTYPE(PRTUINT128U, a_pu128Dst); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 528 | #define IEM_MC_REF_XREG_U128_CONST(a_pu128Dst, a_iXReg) do { (a_pu128Dst) = (PCRTUINT128U)((uintptr_t)0); CHK_PTYPE(PCRTUINT128U, a_pu128Dst); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 529 | #define IEM_MC_REF_XREG_U64_CONST(a_pu64Dst, a_iXReg) do { (a_pu64Dst) = (uint64_t const *)((uintptr_t)0); CHK_PTYPE(uint64_t const *, a_pu64Dst); (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 530 | #define IEM_MC_COPY_XREG_U128(a_iXRegDst, a_iXRegSrc) do { (void)fSseWrite; (void)fMcBegin; } while (0)
|
|---|
| 531 |
|
|---|
| 532 | #define IEM_MC_FETCH_YREG_U256(a_u256Value, a_iYRegSrc) do { (a_u256Value).au64[0] = (a_u256Value).au64[1] = (a_u256Value).au64[2] = (a_u256Value).au64[3] = 0; CHK_TYPE(RTUINT256U, a_u256Value); (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 533 | #define IEM_MC_FETCH_YREG_U128(a_u128Value, a_iYRegSrc) do { (a_u128Value).au64[0] = (a_u128Value).au64[1] = 0; CHK_TYPE(RTUINT128U, a_u128Value); (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 534 | #define IEM_MC_FETCH_YREG_U64(a_u64Value, a_iYRegSrc) do { (a_u64Value) = UINT64_MAX; CHK_TYPE(uint64_t, a_u64Value); (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 535 | #define IEM_MC_FETCH_YREG_U32(a_u32Value, a_iYRegSrc) do { (a_u32Value) = UINT32_MAX; CHK_TYPE(uint32_t, a_u32Value); (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 536 | #define IEM_MC_STORE_YREG_U32_ZX_VLMAX(a_iYRegDst, a_u32Value) do { CHK_TYPE(uint32_t, a_u32Value); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 537 | #define IEM_MC_STORE_YREG_U64_ZX_VLMAX(a_iYRegDst, a_u64Value) do { CHK_TYPE(uint64_t, a_u64Value); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 538 | #define IEM_MC_STORE_YREG_U128_ZX_VLMAX(a_iYRegDst, a_u128Value) do { CHK_TYPE(RTUINT128U, a_u128Value); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 539 | #define IEM_MC_STORE_YREG_U256_ZX_VLMAX(a_iYRegDst, a_u256Value) do { CHK_TYPE(RTUINT256U, a_u256Value); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 540 | #define IEM_MC_REF_YREG_U128(a_pu128Dst, a_iYReg) do { (a_pu128Dst) = (PRTUINT128U)((uintptr_t)0); CHK_PTYPE(PRTUINT128U, a_pu128Dst); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 541 | #define IEM_MC_REF_YREG_U128_CONST(a_pu128Dst, a_iYReg) do { (a_pu128Dst) = (PCRTUINT128U)((uintptr_t)0); CHK_PTYPE(PCRTUINT128U, a_pu128Dst); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 542 | #define IEM_MC_REF_YREG_U64_CONST(a_pu64Dst, a_iYReg) do { (a_pu64Dst) = (uint64_t const *)((uintptr_t)0); CHK_PTYPE(uint64_t const *, a_pu64Dst); (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 543 | #define IEM_MC_CLEAR_YREG_128_UP(a_iYReg) do { (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 544 | #define IEM_MC_COPY_YREG_U256_ZX_VLMAX(a_iYRegDst, a_iYRegSrc) do { (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 545 | #define IEM_MC_COPY_YREG_U128_ZX_VLMAX(a_iYRegDst, a_iYRegSrc) do { (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 546 | #define IEM_MC_COPY_YREG_U64_ZX_VLMAX(a_iYRegDst, a_iYRegSrc) do { (void)fAvxWrite; (void)fMcBegin; } while (0)
|
|---|
| 547 | #define IEM_MC_MERGE_YREG_U32_U96_ZX_VLMAX(a_iYRegDst, a_iYRegSrc32, a_iYRegSrcHx) do { (void)fAvxWrite; (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 548 | #define IEM_MC_MERGE_YREG_U64_U64_ZX_VLMAX(a_iYRegDst, a_iYRegSrc64, a_iYRegSrcHx) do { (void)fAvxWrite; (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 549 | #define IEM_MC_MERGE_YREG_U64HI_U64_ZX_VLMAX(a_iYRegDst, a_iYRegSrc64, a_iYRegSrcHx) do { (void)fAvxWrite; (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 550 | #define IEM_MC_MERGE_YREG_U64LOCAL_U64_ZX_VLMAX(a_iYRegDst, a_u64Local, a_iYRegSrcHx) do { (void)fAvxWrite; (void)fAvxRead; (void)fMcBegin; } while (0)
|
|---|
| 551 |
|
|---|
| 552 | #define IEM_MC_FETCH_MEM_U8(a_u8Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 553 | #define IEM_MC_FETCH_MEM16_U8(a_u8Dst, a_iSeg, a_GCPtrMem16) do { CHK_TYPE(uint16_t, a_GCPtrMem16); (void)fMcBegin; } while (0)
|
|---|
| 554 | #define IEM_MC_FETCH_MEM32_U8(a_u8Dst, a_iSeg, a_GCPtrMem32) do { CHK_TYPE(uint32_t, a_GCPtrMem32); (void)fMcBegin; } while (0)
|
|---|
| 555 | #define IEM_MC_FETCH_MEM_U16(a_u16Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 556 | #define IEM_MC_FETCH_MEM_I16(a_i16Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(int16_t, a_i16Dst); (void)fMcBegin; } while (0)
|
|---|
| 557 | #define IEM_MC_FETCH_MEM_U32(a_u32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 558 | #define IEM_MC_FETCH_MEM_I32(a_i32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(int32_t, a_i32Dst); (void)fMcBegin; } while (0)
|
|---|
| 559 | #define IEM_MC_FETCH_MEM_S32_SX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 560 | #define IEM_MC_FETCH_MEM_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 561 | #define IEM_MC_FETCH_MEM_U64_ALIGN_U128(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 562 | #define IEM_MC_FETCH_MEM_I64(a_i64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(int64_t, a_i64Dst); (void)fMcBegin; } while (0)
|
|---|
| 563 |
|
|---|
| 564 | #define IEM_MC_FETCH_MEM_U8_DISP(a_u8Dst, a_iSeg, a_GCPtrMem, a_offDisp) \
|
|---|
| 565 | do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint8_t, a_offDisp); CHK_TYPE(uint8_t, a_u8Dst); (void)fMcBegin; } while (0)
|
|---|
| 566 | #define IEM_MC_FETCH_MEM_U16_DISP(a_u16Dst, a_iSeg, a_GCPtrMem, a_offDisp) \
|
|---|
| 567 | do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint8_t, a_offDisp); CHK_TYPE(uint16_t, a_u16Dst); (void)fMcBegin; } while (0)
|
|---|
| 568 | #define IEM_MC_FETCH_MEM_U32_DISP(a_u32Dst, a_iSeg, a_GCPtrMem, a_offDisp) \
|
|---|
| 569 | do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint8_t, a_offDisp); CHK_TYPE(uint32_t, a_u32Dst); (void)fMcBegin; } while (0)
|
|---|
| 570 | #define IEM_MC_FETCH_MEM_U64_DISP(a_u64Dst, a_iSeg, a_GCPtrMem, a_offDisp) \
|
|---|
| 571 | do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint8_t, a_offDisp); CHK_TYPE(uint64_t, a_u64Dst); (void)fMcBegin; } while (0)
|
|---|
| 572 |
|
|---|
| 573 | #define IEM_MC_FETCH_MEM_U8_ZX_U16(a_u16Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 574 | #define IEM_MC_FETCH_MEM_U8_ZX_U32(a_u32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 575 | #define IEM_MC_FETCH_MEM_U8_ZX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 576 | #define IEM_MC_FETCH_MEM_U16_ZX_U32(a_u32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 577 | #define IEM_MC_FETCH_MEM_U16_ZX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 578 | #define IEM_MC_FETCH_MEM_U32_ZX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 579 | #define IEM_MC_FETCH_MEM_U8_SX_U16(a_u16Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 580 | #define IEM_MC_FETCH_MEM_U8_SX_U32(a_u32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 581 | #define IEM_MC_FETCH_MEM_U8_SX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 582 | #define IEM_MC_FETCH_MEM_U16_SX_U32(a_u32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 583 | #define IEM_MC_FETCH_MEM_U16_SX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 584 | #define IEM_MC_FETCH_MEM_U32_SX_U64(a_u64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); (void)fMcBegin; } while (0)
|
|---|
| 585 | #define IEM_MC_FETCH_MEM_R32(a_r32Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTFLOAT32U, a_r32Dst); (void)fMcBegin; } while (0)
|
|---|
| 586 | #define IEM_MC_FETCH_MEM_R64(a_r64Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTFLOAT64U, a_r64Dst); (void)fMcBegin; } while (0)
|
|---|
| 587 | #define IEM_MC_FETCH_MEM_R80(a_r80Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTFLOAT80U, a_r80Dst); (void)fMcBegin; } while (0)
|
|---|
| 588 | #define IEM_MC_FETCH_MEM_U128(a_u128Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT128U, a_u128Dst); (void)fMcBegin; } while (0)
|
|---|
| 589 | #define IEM_MC_FETCH_MEM_U128_ALIGN_SSE(a_u128Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT128U, a_u128Dst); (void)fMcBegin; } while (0)
|
|---|
| 590 | #define IEM_MC_FETCH_MEM_U256(a_u256Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT256U, a_u256Dst); (void)fMcBegin; } while (0)
|
|---|
| 591 | #define IEM_MC_FETCH_MEM_U256_ALIGN_AVX(a_u256Dst, a_iSeg, a_GCPtrMem) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT256U, a_u256Dst); (void)fMcBegin; } while (0)
|
|---|
| 592 |
|
|---|
| 593 | #define IEM_MC_STORE_MEM_U8(a_iSeg, a_GCPtrMem, a_u8Value) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(uint8_t, a_u8Value); CHK_SEG_IDX(a_iSeg); (void)fMcBegin; } while (0)
|
|---|
| 594 | #define IEM_MC_STORE_MEM_U16(a_iSeg, a_GCPtrMem, a_u16Value) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(uint16_t, a_u16Value); (void)fMcBegin; } while (0)
|
|---|
| 595 | #define IEM_MC_STORE_MEM_U32(a_iSeg, a_GCPtrMem, a_u32Value) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(uint32_t, a_u32Value); (void)fMcBegin; } while (0)
|
|---|
| 596 | #define IEM_MC_STORE_MEM_U64(a_iSeg, a_GCPtrMem, a_u64Value) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(uint64_t, a_u64Value); (void)fMcBegin; } while (0)
|
|---|
| 597 | #define IEM_MC_STORE_MEM_U8_CONST(a_iSeg, a_GCPtrMem, a_u8C) do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint8_t, a_u8C); (void)fMcBegin; } while (0)
|
|---|
| 598 | #define IEM_MC_STORE_MEM_U16_CONST(a_iSeg, a_GCPtrMem, a_u16C) do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint16_t, a_u16C); (void)fMcBegin; } while (0)
|
|---|
| 599 | #define IEM_MC_STORE_MEM_U32_CONST(a_iSeg, a_GCPtrMem, a_u32C) do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint32_t, a_u32C); (void)fMcBegin; } while (0)
|
|---|
| 600 | #define IEM_MC_STORE_MEM_U64_CONST(a_iSeg, a_GCPtrMem, a_u64C) do { CHK_GCPTR(a_GCPtrMem); CHK_CONST(uint64_t, a_u64C); (void)fMcBegin; } while (0)
|
|---|
| 601 | #define IEM_MC_STORE_MEM_I8_CONST_BY_REF( a_pi8Dst, a_i8C) do { CHK_TYPE(int8_t *, a_pi8Dst); CHK_CONST(int8_t, a_i8C); (void)fMcBegin; } while (0)
|
|---|
| 602 | #define IEM_MC_STORE_MEM_I16_CONST_BY_REF(a_pi16Dst, a_i16C) do { CHK_TYPE(int16_t *, a_pi16Dst); CHK_CONST(int16_t, a_i16C); (void)fMcBegin; } while (0)
|
|---|
| 603 | #define IEM_MC_STORE_MEM_I32_CONST_BY_REF(a_pi32Dst, a_i32C) do { CHK_TYPE(int32_t *, a_pi32Dst); CHK_CONST(int32_t, a_i32C); (void)fMcBegin; } while (0)
|
|---|
| 604 | #define IEM_MC_STORE_MEM_I64_CONST_BY_REF(a_pi64Dst, a_i64C) do { CHK_TYPE(int64_t *, a_pi64Dst); CHK_CONST(int64_t, a_i64C); (void)fMcBegin; } while (0)
|
|---|
| 605 | #define IEM_MC_STORE_MEM_NEG_QNAN_R32_BY_REF(a_pr32Dst) do { CHK_TYPE(PRTFLOAT32U, a_pr32Dst); (void)fMcBegin; } while (0)
|
|---|
| 606 | #define IEM_MC_STORE_MEM_NEG_QNAN_R64_BY_REF(a_pr64Dst) do { CHK_TYPE(PRTFLOAT64U, a_pr64Dst); (void)fMcBegin; } while (0)
|
|---|
| 607 | #define IEM_MC_STORE_MEM_NEG_QNAN_R80_BY_REF(a_pr80Dst) do { CHK_TYPE(PRTFLOAT80U, a_pr80Dst); (void)fMcBegin; } while (0)
|
|---|
| 608 | #define IEM_MC_STORE_MEM_U128(a_iSeg, a_GCPtrMem, a_u128Src) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT128U, a_u128Src); CHK_SEG_IDX(a_iSeg); (void)fMcBegin; } while (0)
|
|---|
| 609 | #define IEM_MC_STORE_MEM_U128_ALIGN_SSE(a_iSeg, a_GCPtrMem, a_u128Src) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT128U, a_u128Src); CHK_SEG_IDX(a_iSeg); (void)fMcBegin; } while (0)
|
|---|
| 610 | #define IEM_MC_STORE_MEM_U256(a_iSeg, a_GCPtrMem, a_u256Src) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT256U, a_u256Src); CHK_SEG_IDX(a_iSeg); (void)fMcBegin; } while (0)
|
|---|
| 611 | #define IEM_MC_STORE_MEM_U256_ALIGN_AVX(a_iSeg, a_GCPtrMem, a_u256Src) do { CHK_GCPTR(a_GCPtrMem); CHK_TYPE(RTUINT256U, a_u256Src); CHK_SEG_IDX(a_iSeg); (void)fMcBegin; } while (0)
|
|---|
| 612 |
|
|---|
| 613 | #define IEM_MC_PUSH_U16(a_u16Value) do { (void)fMcBegin; } while (0)
|
|---|
| 614 | #define IEM_MC_PUSH_U32(a_u32Value) do { (void)fMcBegin; } while (0)
|
|---|
| 615 | #define IEM_MC_PUSH_U32_SREG(a_u32Value) do { (void)fMcBegin; } while (0)
|
|---|
| 616 | #define IEM_MC_PUSH_U64(a_u64Value) do { (void)fMcBegin; } while (0)
|
|---|
| 617 | #define IEM_MC_POP_U16(a_pu16Value) do { (void)fMcBegin; } while (0)
|
|---|
| 618 | #define IEM_MC_POP_U32(a_pu32Value) do { (void)fMcBegin; } while (0)
|
|---|
| 619 | #define IEM_MC_POP_U64(a_pu64Value) do { (void)fMcBegin; } while (0)
|
|---|
| 620 | #define IEM_MC_MEM_MAP(a_pMem, a_fAccess, a_iSeg, a_GCPtrMem, a_iArg) do { (void)fMcBegin; } while (0)
|
|---|
| 621 | #define IEM_MC_MEM_MAP_EX(a_pvMem, a_fAccess, a_cbMem, a_iSeg, a_GCPtrMem, a_iArg) do { (void)fMcBegin; } while (0)
|
|---|
| 622 | #define IEM_MC_MEM_COMMIT_AND_UNMAP(a_pvMem, a_fAccess) do { (void)fMcBegin; } while (0)
|
|---|
| 623 | #define IEM_MC_MEM_COMMIT_AND_UNMAP_FOR_FPU_STORE(a_pvMem, a_fAccess, a_u16FSW) do { (void)fMcBegin; } while (0)
|
|---|
| 624 | #define IEM_MC_CALC_RM_EFF_ADDR(a_GCPtrEff, bRm, cbImm) do { (a_GCPtrEff) = 0; CHK_GCPTR(a_GCPtrEff); (void)fMcBegin; } while (0)
|
|---|
| 625 | #define IEM_MC_CALL_VOID_AIMPL_0(a_pfn) do { (void)fMcBegin; } while (0)
|
|---|
| 626 | #define IEM_MC_CALL_VOID_AIMPL_1(a_pfn, a0) \
|
|---|
| 627 | do { CHK_CALL_ARG(a0, 0); (void)fMcBegin; } while (0)
|
|---|
| 628 | #define IEM_MC_CALL_VOID_AIMPL_2(a_pfn, a0, a1) \
|
|---|
| 629 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); (void)fMcBegin; } while (0)
|
|---|
| 630 | #define IEM_MC_CALL_VOID_AIMPL_3(a_pfn, a0, a1, a2) \
|
|---|
| 631 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 632 | #define IEM_MC_CALL_VOID_AIMPL_4(a_pfn, a0, a1, a2, a3) \
|
|---|
| 633 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); (void)fMcBegin; } while (0)
|
|---|
| 634 | #define IEM_MC_CALL_AIMPL_3(a_rc, a_pfn, a0, a1, a2) \
|
|---|
| 635 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (a_rc) = VINF_SUCCESS; (void)fMcBegin; } while (0)
|
|---|
| 636 | #define IEM_MC_CALL_AIMPL_4(a_rc, a_pfn, a0, a1, a2, a3) \
|
|---|
| 637 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); (a_rc) = VINF_SUCCESS; (void)fMcBegin; } while (0)
|
|---|
| 638 | #define IEM_MC_CALL_CIMPL_0(a_pfnCImpl) do { (void)fMcBegin; } while (0)
|
|---|
| 639 | #define IEM_MC_CALL_CIMPL_1(a_pfnCImpl, a0) \
|
|---|
| 640 | do { CHK_CALL_ARG(a0, 0); (void)fMcBegin; } while (0)
|
|---|
| 641 | #define IEM_MC_CALL_CIMPL_2(a_pfnCImpl, a0, a1) \
|
|---|
| 642 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); (void)fMcBegin; } while (0)
|
|---|
| 643 | #define IEM_MC_CALL_CIMPL_3(a_pfnCImpl, a0, a1, a2) \
|
|---|
| 644 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 645 | #define IEM_MC_CALL_CIMPL_4(a_pfnCImpl, a0, a1, a2, a3) \
|
|---|
| 646 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); (void)fMcBegin; } while (0)
|
|---|
| 647 | #define IEM_MC_CALL_CIMPL_5(a_pfnCImpl, a0, a1, a2, a3, a4) \
|
|---|
| 648 | do { CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); CHK_CALL_ARG(a4, 4); (void)fMcBegin; } while (0)
|
|---|
| 649 | #define IEM_MC_DEFER_TO_CIMPL_0(a_pfnCImpl) (VINF_SUCCESS)
|
|---|
| 650 | #define IEM_MC_DEFER_TO_CIMPL_1(a_pfnCImpl, a0) (VINF_SUCCESS)
|
|---|
| 651 | #define IEM_MC_DEFER_TO_CIMPL_2(a_pfnCImpl, a0, a1) (VINF_SUCCESS)
|
|---|
| 652 | #define IEM_MC_DEFER_TO_CIMPL_3(a_pfnCImpl, a0, a1, a2) (VINF_SUCCESS)
|
|---|
| 653 |
|
|---|
| 654 | #define IEM_MC_CALL_FPU_AIMPL_1(a_pfnAImpl, a0) \
|
|---|
| 655 | do { (void)fFpuHost; (void)fFpuWrite; CHK_CALL_ARG(a0, 0); (void)fMcBegin; } while (0)
|
|---|
| 656 | #define IEM_MC_CALL_FPU_AIMPL_2(a_pfnAImpl, a0, a1) \
|
|---|
| 657 | do { (void)fFpuHost; (void)fFpuWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); (void)fMcBegin; } while (0)
|
|---|
| 658 | #define IEM_MC_CALL_FPU_AIMPL_3(a_pfnAImpl, a0, a1, a2) \
|
|---|
| 659 | do { (void)fFpuHost; (void)fFpuWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 660 | #define IEM_MC_SET_FPU_RESULT(a_FpuData, a_FSW, a_pr80Value) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 661 | #define IEM_MC_PUSH_FPU_RESULT(a_FpuData) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 662 | #define IEM_MC_PUSH_FPU_RESULT_MEM_OP(a_FpuData, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 663 | #define IEM_MC_PUSH_FPU_RESULT_TWO(a_FpuDataTwo) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 664 | #define IEM_MC_STORE_FPU_RESULT(a_FpuData, a_iStReg) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 665 | #define IEM_MC_STORE_FPU_RESULT_THEN_POP(a_FpuData, a_iStReg) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 666 | #define IEM_MC_STORE_FPU_RESULT_MEM_OP(a_FpuData, a_iStReg, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 667 | #define IEM_MC_STORE_FPU_RESULT_MEM_OP_THEN_POP(a_FpuData, a_iStReg, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 668 | #define IEM_MC_FPU_STACK_UNDERFLOW(a_iStReg) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 669 | #define IEM_MC_FPU_STACK_UNDERFLOW_MEM_OP(a_iStReg, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 670 | #define IEM_MC_FPU_STACK_UNDERFLOW_THEN_POP(a_iStReg) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 671 | #define IEM_MC_FPU_STACK_UNDERFLOW_MEM_OP_THEN_POP(a_iStReg, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 672 | #define IEM_MC_FPU_STACK_UNDERFLOW_THEN_POP_POP() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 673 | #define IEM_MC_FPU_STACK_PUSH_UNDERFLOW() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 674 | #define IEM_MC_FPU_STACK_PUSH_UNDERFLOW_TWO() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 675 | #define IEM_MC_FPU_STACK_PUSH_OVERFLOW() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 676 | #define IEM_MC_FPU_STACK_PUSH_OVERFLOW_MEM_OP(a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 677 | #define IEM_MC_UPDATE_FPU_OPCODE_IP() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 678 | #define IEM_MC_FPU_STACK_DEC_TOP() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 679 | #define IEM_MC_FPU_STACK_INC_TOP() do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 680 | #define IEM_MC_FPU_STACK_FREE(a_iStReg) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 681 | #define IEM_MC_UPDATE_FSW(a_u16FSW) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 682 | #define IEM_MC_UPDATE_FSW_CONST(a_u16FSW) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 683 | #define IEM_MC_UPDATE_FSW_WITH_MEM_OP(a_u16FSW, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 684 | #define IEM_MC_UPDATE_FSW_THEN_POP(a_u16FSW) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 685 | #define IEM_MC_UPDATE_FSW_WITH_MEM_OP_THEN_POP(a_u16FSW, a_iEffSeg, a_GCPtrEff) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 686 | #define IEM_MC_UPDATE_FSW_THEN_POP_POP(a_u16FSW) do { (void)fFpuWrite; (void)fMcBegin; } while (0)
|
|---|
| 687 | #define IEM_MC_PREPARE_FPU_USAGE() (void)fMcBegin; \
|
|---|
| 688 | const int fFpuRead = 1, fFpuWrite = 1, fFpuHost = 1, fSseRead = 1, fSseWrite = 1, fSseHost = 1, fAvxRead = 1, fAvxWrite = 1, fAvxHost = 1
|
|---|
| 689 | #define IEM_MC_ACTUALIZE_FPU_STATE_FOR_READ() (void)fMcBegin; const int fFpuRead = 1, fSseRead = 1
|
|---|
| 690 | #define IEM_MC_ACTUALIZE_FPU_STATE_FOR_CHANGE() (void)fMcBegin; const int fFpuRead = 1, fFpuWrite = 1, fSseRead = 1, fSseWrite = 1
|
|---|
| 691 | #define IEM_MC_PREPARE_SSE_USAGE() (void)fMcBegin; const int fSseRead = 1, fSseWrite = 1, fSseHost = 1
|
|---|
| 692 | #define IEM_MC_ACTUALIZE_SSE_STATE_FOR_READ() (void)fMcBegin; const int fSseRead = 1
|
|---|
| 693 | #define IEM_MC_ACTUALIZE_SSE_STATE_FOR_CHANGE() (void)fMcBegin; const int fSseRead = 1, fSseWrite = 1
|
|---|
| 694 | #define IEM_MC_PREPARE_AVX_USAGE() (void)fMcBegin; const int fAvxRead = 1, fAvxWrite = 1, fAvxHost = 1, fSseRead = 1, fSseWrite = 1, fSseHost = 1
|
|---|
| 695 | #define IEM_MC_ACTUALIZE_AVX_STATE_FOR_READ() (void)fMcBegin; const int fAvxRead = 1, fSseRead = 1
|
|---|
| 696 | #define IEM_MC_ACTUALIZE_AVX_STATE_FOR_CHANGE() (void)fMcBegin; const int fAvxRead = 1, fAvxWrite = 1, fSseRead = 1, fSseWrite = 1
|
|---|
| 697 |
|
|---|
| 698 | #define IEM_MC_CALL_MMX_AIMPL_2(a_pfnAImpl, a0, a1) \
|
|---|
| 699 | do { (void)fFpuHost; (void)fFpuWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); (void)fMcBegin; } while (0)
|
|---|
| 700 | #define IEM_MC_CALL_MMX_AIMPL_3(a_pfnAImpl, a0, a1, a2) \
|
|---|
| 701 | do { (void)fFpuHost; (void)fFpuWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 702 | #define IEM_MC_CALL_SSE_AIMPL_2(a_pfnAImpl, a0, a1) \
|
|---|
| 703 | do { (void)fSseHost; (void)fSseWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); (void)fMcBegin; } while (0)
|
|---|
| 704 | #define IEM_MC_CALL_SSE_AIMPL_3(a_pfnAImpl, a0, a1, a2) \
|
|---|
| 705 | do { (void)fSseHost; (void)fSseWrite; CHK_CALL_ARG(a0, 0); CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 706 | #define IEM_MC_IMPLICIT_AVX_AIMPL_ARGS() do { IEM_MC_ARG_CONST(PX86XSAVEAREA, pXState, &pVCpu->cpum.GstCtx.XState, 0); (void)fMcBegin; } while (0)
|
|---|
| 707 | #define IEM_MC_CALL_AVX_AIMPL_2(a_pfnAImpl, a1, a2) \
|
|---|
| 708 | do { (void)fAvxHost; (void)fAvxWrite; CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); (void)fMcBegin; } while (0)
|
|---|
| 709 | #define IEM_MC_CALL_AVX_AIMPL_3(a_pfnAImpl, a1, a2, a3) \
|
|---|
| 710 | do { (void)fAvxHost; (void)fAvxWrite; CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); (void)fMcBegin; } while (0)
|
|---|
| 711 | #define IEM_MC_CALL_AVX_AIMPL_4(a_pfnAImpl, a1, a2, a3, a4) \
|
|---|
| 712 | do { (void)fAvxHost; (void)fAvxWrite; CHK_CALL_ARG(a1, 1); CHK_CALL_ARG(a2, 2); CHK_CALL_ARG(a3, 3); CHK_CALL_ARG(a4, 4); (void)fMcBegin; } while (0)
|
|---|
| 713 |
|
|---|
| 714 | #define IEM_MC_IF_EFL_BIT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 715 | #define IEM_MC_IF_EFL_BIT_NOT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 716 | #define IEM_MC_IF_EFL_ANY_BITS_SET(a_fBits) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 717 | #define IEM_MC_IF_EFL_NO_BITS_SET(a_fBits) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 718 | #define IEM_MC_IF_EFL_BITS_NE(a_fBit1, a_fBit2) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 719 | #define IEM_MC_IF_EFL_BITS_EQ(a_fBit1, a_fBit2) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 720 | #define IEM_MC_IF_EFL_BIT_SET_OR_BITS_NE(a_fBit, a_fBit1, a_fBit2) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 721 | #define IEM_MC_IF_EFL_BIT_NOT_SET_AND_BITS_EQ(a_fBit, a_fBit1, a_fBit2) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 722 | #define IEM_MC_IF_CX_IS_NZ() (void)fMcBegin; if (g_fRandom) {
|
|---|
| 723 | #define IEM_MC_IF_ECX_IS_NZ() (void)fMcBegin; if (g_fRandom) {
|
|---|
| 724 | #define IEM_MC_IF_RCX_IS_NZ() (void)fMcBegin; if (g_fRandom) {
|
|---|
| 725 | #define IEM_MC_IF_CX_IS_NZ_AND_EFL_BIT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 726 | #define IEM_MC_IF_ECX_IS_NZ_AND_EFL_BIT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 727 | #define IEM_MC_IF_RCX_IS_NZ_AND_EFL_BIT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 728 | #define IEM_MC_IF_CX_IS_NZ_AND_EFL_BIT_NOT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 729 | #define IEM_MC_IF_ECX_IS_NZ_AND_EFL_BIT_NOT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 730 | #define IEM_MC_IF_RCX_IS_NZ_AND_EFL_BIT_NOT_SET(a_fBit) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 731 | #define IEM_MC_IF_LOCAL_IS_Z(a_Local) (void)fMcBegin; if ((a_Local) == 0) {
|
|---|
| 732 | #define IEM_MC_IF_GREG_BIT_SET(a_iGReg, a_iBitNo) (void)fMcBegin; if (g_fRandom) {
|
|---|
| 733 | #define IEM_MC_IF_FPUREG_NOT_EMPTY(a_iSt) (void)fMcBegin; if (g_fRandom != fFpuRead) {
|
|---|
| 734 | #define IEM_MC_IF_FPUREG_IS_EMPTY(a_iSt) (void)fMcBegin; if (g_fRandom != fFpuRead) {
|
|---|
| 735 | #define IEM_MC_IF_FPUREG_NOT_EMPTY_REF_R80(a_pr80Dst, a_iSt) (void)fMcBegin; \
|
|---|
| 736 | a_pr80Dst = NULL; \
|
|---|
| 737 | if (g_fRandom != fFpuRead) {
|
|---|
| 738 | #define IEM_MC_IF_TWO_FPUREGS_NOT_EMPTY_REF_R80(p0, i0, p1, i1) (void)fMcBegin; \
|
|---|
| 739 | p0 = NULL; \
|
|---|
| 740 | p1 = NULL; \
|
|---|
| 741 | if (g_fRandom != fFpuRead) {
|
|---|
| 742 | #define IEM_MC_IF_TWO_FPUREGS_NOT_EMPTY_REF_R80_FIRST(p0, i0, i1) (void)fMcBegin; \
|
|---|
| 743 | p0 = NULL; \
|
|---|
| 744 | if (g_fRandom != fFpuRead) {
|
|---|
| 745 | #define IEM_MC_IF_FCW_IM() (void)fMcBegin; if (g_fRandom != fFpuRead) {
|
|---|
| 746 | #define IEM_MC_ELSE() } else {
|
|---|
| 747 | #define IEM_MC_ENDIF() } do { (void)fMcBegin; } while (0)
|
|---|
| 748 |
|
|---|
| 749 | /** @} */
|
|---|
| 750 |
|
|---|
| 751 | #include "../VMMAll/IEMAllInstructions.cpp.h"
|
|---|
| 752 |
|
|---|
| 753 |
|
|---|
| 754 |
|
|---|
| 755 | /**
|
|---|
| 756 | * Formalities...
|
|---|
| 757 | */
|
|---|
| 758 | int main()
|
|---|
| 759 | {
|
|---|
| 760 | RTTEST hTest;
|
|---|
| 761 | RTEXITCODE rcExit = RTTestInitAndCreate("tstIEMCheckMc", &hTest);
|
|---|
| 762 | if (rcExit == RTEXITCODE_SUCCESS)
|
|---|
| 763 | {
|
|---|
| 764 | RTTestBanner(hTest);
|
|---|
| 765 | RTTestPrintf(hTest, RTTESTLVL_ALWAYS, "(this is only a compile test.)");
|
|---|
| 766 | rcExit = RTTestSummaryAndDestroy(hTest);
|
|---|
| 767 | }
|
|---|
| 768 | return rcExit;
|
|---|
| 769 | }
|
|---|
