VirtualBox

source: vbox/trunk/src/VBox/VMM/testcase/tstVMStructSize.cpp@ 91775

Last change on this file since 91775 was 91306, checked in by vboxsync, 3 years ago

VMM/CPUM,++: Moved the nested VT-X virtual apic page allocation into CPUMCTX. bugref:10093
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 17.8 KB
Line 
1/* $Id: tstVMStructSize.cpp 91306 2021-09-17 21:11:01Z vboxsync $ */
2/** @file
3 * tstVMStructSize - testcase for check structure sizes/alignment
4 * and to verify that HC and GC uses the same
5 * representation of the structures.
6 */
7
8/*
9 * Copyright (C) 2006-2020 Oracle Corporation
10 *
11 * This file is part of VirtualBox Open Source Edition (OSE), as
12 * available from http://www.virtualbox.org. This file is free software;
13 * you can redistribute it and/or modify it under the terms of the GNU
14 * General Public License (GPL) as published by the Free Software
15 * Foundation, in version 2 as it comes in the "COPYING" file of the
16 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
17 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
18 */
19
20
21/*********************************************************************************************************************************
22* Header Files *
23*********************************************************************************************************************************/
24#define IN_TSTVMSTRUCT 1
25#include <VBox/vmm/cfgm.h>
26#include <VBox/vmm/cpum.h>
27#include <VBox/vmm/mm.h>
28#include <VBox/vmm/pgm.h>
29#include <VBox/vmm/selm.h>
30#include <VBox/vmm/trpm.h>
31#include <VBox/vmm/vmm.h>
32#include <VBox/vmm/stam.h>
33#include "PDMInternal.h"
34#include <VBox/vmm/pdm.h>
35#include "CFGMInternal.h"
36#include "CPUMInternal.h"
37#include "MMInternal.h"
38#include "PGMInternal.h"
39#include "SELMInternal.h"
40#include "TRPMInternal.h"
41#include "TMInternal.h"
42#include "IOMInternal.h"
43#include "SSMInternal.h"
44#include "HMInternal.h"
45#include "VMMInternal.h"
46#include "DBGFInternal.h"
47#include "GIMInternal.h"
48#include "APICInternal.h"
49#include "STAMInternal.h"
50#include "VMInternal.h"
51#include "EMInternal.h"
52#include "IEMInternal.h"
53#include "NEMInternal.h"
54#include "../VMMR0/GMMR0Internal.h"
55#include "../VMMR0/GVMMR0Internal.h"
56#include <VBox/vmm/vm.h>
57#include <VBox/vmm/uvm.h>
58#include <VBox/vmm/gvm.h>
59#include <VBox/param.h>
60#include <VBox/dis.h>
61#include <iprt/x86.h>
62
63#include "tstHelp.h"
64#include <stdio.h>
65
66
67
68int main()
69{
70 int rc = 0;
71 printf("tstVMStructSize: TESTING\n");
72
73 printf("info: struct VM: %d bytes\n", (int)sizeof(VM));
74
75#define CHECK_PADDING_VM(align, member) \
76 do \
77 { \
78 CHECK_PADDING(VM, member, align); \
79 CHECK_MEMBER_ALIGNMENT(VM, member, align); \
80 VM *p = NULL; NOREF(p); \
81 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
82 printf("warning: VM::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
83 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
84 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
85 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
86 } while (0)
87
88
89#define CHECK_PADDING_VMCPU(align, member) \
90 do \
91 { \
92 CHECK_PADDING(VMCPU, member, align); \
93 CHECK_MEMBER_ALIGNMENT(VMCPU, member, align); \
94 VMCPU *p = NULL; NOREF(p); \
95 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
96 printf("warning: VMCPU::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
97 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
98 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
99 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
100 } while (0)
101
102#define CHECK_CPUMCTXCORE(member) \
103 do { \
104 unsigned off1 = RT_OFFSETOF(CPUMCTX, member) - RT_OFFSETOF(CPUMCTX, rax); \
105 unsigned off2 = RT_OFFSETOF(CPUMCTXCORE, member); \
106 if (off1 != off2) \
107 { \
108 printf("error! CPUMCTX/CORE:: %s! (%#x vs %#x (ctx))\n", #member, off1, off2); \
109 rc++; \
110 } \
111 } while (0)
112
113#define CHECK_PADDING_UVM(align, member) \
114 do \
115 { \
116 CHECK_PADDING(UVM, member, align); \
117 CHECK_MEMBER_ALIGNMENT(UVM, member, align); \
118 UVM *p = NULL; NOREF(p); \
119 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
120 printf("warning: UVM::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
121 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
122 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
123 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
124 } while (0)
125
126#define CHECK_PADDING_UVMCPU(align, member) \
127 do \
128 { \
129 CHECK_PADDING(UVMCPU, member, align); \
130 CHECK_MEMBER_ALIGNMENT(UVMCPU, member, align); \
131 UVMCPU *p = NULL; NOREF(p); \
132 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
133 printf("warning: UVMCPU::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
134 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
135 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
136 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
137 } while (0)
138
139#define CHECK_PADDING_GVM(align, member) \
140 do \
141 { \
142 CHECK_PADDING(GVM, member, align); \
143 CHECK_MEMBER_ALIGNMENT(GVM, member, align); \
144 GVM *p = NULL; NOREF(p); \
145 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
146 printf("warning: GVM::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
147 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
148 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
149 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
150 } while (0)
151
152#define CHECK_PADDING_GVMCPU(align, member) \
153 do \
154 { \
155 CHECK_PADDING(GVMCPU, member, align); \
156 CHECK_MEMBER_ALIGNMENT(GVMCPU, member, align); \
157 GVMCPU *p = NULL; NOREF(p); \
158 if (sizeof(p->member.padding) >= (ssize_t)sizeof(p->member.s) + 128 + sizeof(p->member.s) / 20) \
159 printf("warning: GVMCPU::%-8s: padding=%-5d s=%-5d -> %-4d suggest=%-5u\n", \
160 #member, (int)sizeof(p->member.padding), (int)sizeof(p->member.s), \
161 (int)sizeof(p->member.padding) - (int)sizeof(p->member.s), \
162 (int)RT_ALIGN_Z(sizeof(p->member.s), (align))); \
163 } while (0)
164
165#define PRINT_OFFSET(strct, member) \
166 do \
167 { \
168 printf("info: %10s::%-24s offset %#6x (%6d) sizeof %4d\n", #strct, #member, (int)RT_OFFSETOF(strct, member), (int)RT_OFFSETOF(strct, member), (int)RT_SIZEOFMEMB(strct, member)); \
169 } while (0)
170
171
172 CHECK_SIZE(uint128_t, 128/8);
173 CHECK_SIZE(int128_t, 128/8);
174 CHECK_SIZE(uint64_t, 64/8);
175 CHECK_SIZE(int64_t, 64/8);
176 CHECK_SIZE(uint32_t, 32/8);
177 CHECK_SIZE(int32_t, 32/8);
178 CHECK_SIZE(uint16_t, 16/8);
179 CHECK_SIZE(int16_t, 16/8);
180 CHECK_SIZE(uint8_t, 8/8);
181 CHECK_SIZE(int8_t, 8/8);
182
183 CHECK_SIZE(X86DESC, 8);
184 CHECK_SIZE(X86DESC64, 16);
185 CHECK_SIZE(VBOXIDTE, 8);
186 CHECK_SIZE(VBOXIDTR, 10);
187 CHECK_SIZE(VBOXGDTR, 10);
188 CHECK_SIZE(VBOXTSS, 136);
189 CHECK_SIZE(X86FXSTATE, 512);
190 CHECK_SIZE(RTUUID, 16);
191 CHECK_SIZE(X86PTE, 4);
192 CHECK_SIZE(X86PD, PAGE_SIZE);
193 CHECK_SIZE(X86PDE, 4);
194 CHECK_SIZE(X86PT, PAGE_SIZE);
195 CHECK_SIZE(X86PTEPAE, 8);
196 CHECK_SIZE(X86PTPAE, PAGE_SIZE);
197 CHECK_SIZE(X86PDEPAE, 8);
198 CHECK_SIZE(X86PDPAE, PAGE_SIZE);
199 CHECK_SIZE(X86PDPE, 8);
200 CHECK_SIZE(X86PDPT, PAGE_SIZE);
201 CHECK_SIZE(X86PML4E, 8);
202 CHECK_SIZE(X86PML4, PAGE_SIZE);
203
204 PRINT_OFFSET(VM, cpum);
205 CHECK_PADDING_VM(64, cpum);
206 CHECK_PADDING_VM(64, vmm);
207 PRINT_OFFSET(VM, pgm);
208 PRINT_OFFSET(VM, pgm.s.CritSectX);
209 CHECK_PADDING_VM(64, pgm);
210 PRINT_OFFSET(VM, hm);
211 CHECK_PADDING_VM(64, hm);
212 CHECK_PADDING_VM(64, trpm);
213 CHECK_PADDING_VM(64, selm);
214 CHECK_PADDING_VM(64, mm);
215 CHECK_PADDING_VM(64, pdm);
216 PRINT_OFFSET(VM, pdm.s.CritSect);
217 CHECK_PADDING_VM(64, iom);
218 CHECK_PADDING_VM(64, em);
219 /*CHECK_PADDING_VM(64, iem);*/
220 CHECK_PADDING_VM(64, nem);
221 CHECK_PADDING_VM(64, tm);
222 PRINT_OFFSET(VM, tm.s.VirtualSyncLock);
223 CHECK_PADDING_VM(64, dbgf);
224 CHECK_PADDING_VM(64, gim);
225 CHECK_PADDING_VM(64, ssm);
226 CHECK_PADDING_VM(8, vm);
227 CHECK_PADDING_VM(8, cfgm);
228 CHECK_PADDING_VM(8, apic);
229 PRINT_OFFSET(VM, cfgm);
230 PRINT_OFFSET(VM, apCpusR3);
231
232 PRINT_OFFSET(VMCPU, cpum);
233 CHECK_PADDING_VMCPU(64, iem);
234 CHECK_PADDING_VMCPU(64, hm);
235 CHECK_PADDING_VMCPU(64, em);
236 CHECK_PADDING_VMCPU(64, nem);
237 CHECK_PADDING_VMCPU(64, trpm);
238 CHECK_PADDING_VMCPU(64, tm);
239 CHECK_PADDING_VMCPU(64, vmm);
240 CHECK_PADDING_VMCPU(64, pdm);
241 CHECK_PADDING_VMCPU(64, iom);
242 CHECK_PADDING_VMCPU(64, dbgf);
243 CHECK_PADDING_VMCPU(64, gim);
244 CHECK_PADDING_VMCPU(64, apic);
245
246 PRINT_OFFSET(VMCPU, pgm);
247 CHECK_PADDING_VMCPU(4096, pgm);
248 CHECK_PADDING_VMCPU(4096, cpum);
249 CHECK_PADDING_VMCPU(4096, cpum);
250 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt, 4096);
251 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.svm.Vmcb, 4096);
252 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.svm.abMsrBitmap, 4096);
253 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.svm.abIoBitmap, 4096);
254 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.Vmcs, 4096);
255 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.ShadowVmcs, 4096);
256 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.abVmreadBitmap, 4096);
257 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.abVmwriteBitmap, 4096);
258 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.aEntryMsrLoadArea, 4096);
259 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.aExitMsrStoreArea, 4096);
260 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.aExitMsrLoadArea, 4096);
261 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.abMsrBitmap, 4096);
262 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.abIoBitmap, 4096);
263 CHECK_MEMBER_ALIGNMENT(VMCPU, cpum.s.Guest.hwvirt.vmx.abVirtApicPage, 4096);
264
265 PVM pVM = NULL; NOREF(pVM);
266
267 CHECK_MEMBER_ALIGNMENT(VMCPU, vmm.s.u64CallRing3Arg, 8);
268#if defined(RT_OS_WINDOWS) && defined(RT_ARCH_AMD64)
269 CHECK_MEMBER_ALIGNMENT(VMCPU, vmm.s.CallRing3JmpBufR0, 16);
270 CHECK_MEMBER_ALIGNMENT(VMCPU, vmm.s.CallRing3JmpBufR0.xmm6, 16);
271#endif
272
273 /* the VMCPUs are page aligned TLB hit reasons. */
274 CHECK_SIZE_ALIGNMENT(VMCPU, 4096);
275
276 /* cpumctx */
277 CHECK_MEMBER_ALIGNMENT(CPUMCTX, rax, 32);
278 CHECK_MEMBER_ALIGNMENT(CPUMCTX, idtr.pIdt, 8);
279 CHECK_MEMBER_ALIGNMENT(CPUMCTX, gdtr.pGdt, 8);
280 CHECK_MEMBER_ALIGNMENT(CPUMCTX, SysEnter, 8);
281 CHECK_MEMBER_ALIGNMENT(CPUMCTX, hwvirt, 8);
282 CHECK_CPUMCTXCORE(rax);
283 CHECK_CPUMCTXCORE(rcx);
284 CHECK_CPUMCTXCORE(rdx);
285 CHECK_CPUMCTXCORE(rbx);
286 CHECK_CPUMCTXCORE(rsp);
287 CHECK_CPUMCTXCORE(rbp);
288 CHECK_CPUMCTXCORE(rsi);
289 CHECK_CPUMCTXCORE(rdi);
290 CHECK_CPUMCTXCORE(r8);
291 CHECK_CPUMCTXCORE(r9);
292 CHECK_CPUMCTXCORE(r10);
293 CHECK_CPUMCTXCORE(r11);
294 CHECK_CPUMCTXCORE(r12);
295 CHECK_CPUMCTXCORE(r13);
296 CHECK_CPUMCTXCORE(r14);
297 CHECK_CPUMCTXCORE(r15);
298 CHECK_CPUMCTXCORE(es);
299 CHECK_CPUMCTXCORE(ss);
300 CHECK_CPUMCTXCORE(cs);
301 CHECK_CPUMCTXCORE(ds);
302 CHECK_CPUMCTXCORE(fs);
303 CHECK_CPUMCTXCORE(gs);
304 CHECK_CPUMCTXCORE(rip);
305 CHECK_CPUMCTXCORE(rflags);
306
307#if HC_ARCH_BITS == 32
308 /* CPUMHOSTCTX - lss pair */
309 if (RT_UOFFSETOF(CPUMHOSTCTX, esp) + 4 != RT_UOFFSETOF(CPUMHOSTCTX, ss))
310 {
311 printf("error! CPUMHOSTCTX lss has been split up!\n");
312 rc++;
313 }
314#endif
315 CHECK_SIZE_ALIGNMENT(CPUMCTX, 64);
316 CHECK_SIZE_ALIGNMENT(CPUMHOSTCTX, 64);
317 CHECK_SIZE_ALIGNMENT(CPUMCTXMSRS, 64);
318
319 /* pdm */
320 PRINT_OFFSET(PDMDEVINSR3, Internal);
321 PRINT_OFFSET(PDMDEVINSR3, achInstanceData);
322 CHECK_MEMBER_ALIGNMENT(PDMDEVINSR3, achInstanceData, 64);
323 CHECK_PADDING(PDMDEVINSR3, Internal, 1);
324
325 PRINT_OFFSET(PDMDEVINSR0, Internal);
326 PRINT_OFFSET(PDMDEVINSR0, achInstanceData);
327 CHECK_MEMBER_ALIGNMENT(PDMDEVINSR0, achInstanceData, 64);
328 CHECK_PADDING(PDMDEVINSR0, Internal, 1);
329
330 PRINT_OFFSET(PDMDEVINSRC, Internal);
331 PRINT_OFFSET(PDMDEVINSRC, achInstanceData);
332 CHECK_MEMBER_ALIGNMENT(PDMDEVINSRC, achInstanceData, 64);
333 CHECK_PADDING(PDMDEVINSRC, Internal, 1);
334
335 PRINT_OFFSET(PDMUSBINS, Internal);
336 PRINT_OFFSET(PDMUSBINS, achInstanceData);
337 CHECK_MEMBER_ALIGNMENT(PDMUSBINS, achInstanceData, 32);
338 CHECK_PADDING(PDMUSBINS, Internal, 1);
339
340 PRINT_OFFSET(PDMDRVINS, Internal);
341 PRINT_OFFSET(PDMDRVINS, achInstanceData);
342 CHECK_MEMBER_ALIGNMENT(PDMDRVINS, achInstanceData, 32);
343 CHECK_PADDING(PDMDRVINS, Internal, 1);
344
345 CHECK_PADDING2(PDMCRITSECT);
346 CHECK_PADDING2(PDMCRITSECTRW);
347
348 /* pgm */
349 CHECK_MEMBER_ALIGNMENT(PGMCPU, GCPhysCR3, sizeof(RTGCPHYS));
350 CHECK_MEMBER_ALIGNMENT(PGMCPU, aGCPhysGstPaePDs, sizeof(RTGCPHYS));
351 CHECK_MEMBER_ALIGNMENT(PGMCPU, DisState, 8);
352 CHECK_MEMBER_ALIGNMENT(PGMCPU, cPoolAccessHandler, 8);
353 CHECK_MEMBER_ALIGNMENT(PGMPOOLPAGE, idx, sizeof(uint16_t));
354 CHECK_MEMBER_ALIGNMENT(PGMPOOLPAGE, pvPageR3, sizeof(RTHCPTR));
355 CHECK_MEMBER_ALIGNMENT(PGMPOOLPAGE, GCPhys, sizeof(RTGCPHYS));
356 CHECK_SIZE(PGMPAGE, 16);
357 CHECK_MEMBER_ALIGNMENT(PGMRAMRANGE, aPages, 16);
358 CHECK_MEMBER_ALIGNMENT(PGMREGMMIO2RANGE, RamRange, 16);
359
360 /* TM */
361 CHECK_MEMBER_ALIGNMENT(TM, aTimerQueues, 64);
362 CHECK_MEMBER_ALIGNMENT(TM, VirtualSyncLock, sizeof(uintptr_t));
363
364 /* misc */
365 CHECK_PADDING3(EMCPU, u.FatalLongJump, u.achPaddingFatalLongJump);
366 CHECK_SIZE_ALIGNMENT(VMMR0JMPBUF, 8);
367#if 0
368 PRINT_OFFSET(VM, fForcedActions);
369 PRINT_OFFSET(VM, StatQemuToGC);
370 PRINT_OFFSET(VM, StatGCToQemu);
371#endif
372
373 CHECK_MEMBER_ALIGNMENT(IOM, CritSect, sizeof(uintptr_t));
374 CHECK_MEMBER_ALIGNMENT(EMCPU, u.achPaddingFatalLongJump, 32);
375 CHECK_MEMBER_ALIGNMENT(EMCPU, aExitRecords, sizeof(EMEXITREC));
376 CHECK_MEMBER_ALIGNMENT(PGM, CritSectX, sizeof(uintptr_t));
377 CHECK_MEMBER_ALIGNMENT(PDM, CritSect, sizeof(uintptr_t));
378 CHECK_MEMBER_ALIGNMENT(MMHYPERHEAP, Lock, sizeof(uintptr_t));
379
380 /* hm - 32-bit gcc won't align uint64_t naturally, so check. */
381 CHECK_MEMBER_ALIGNMENT(HM, vmx, 8);
382 CHECK_MEMBER_ALIGNMENT(HM, svm, 8);
383 CHECK_MEMBER_ALIGNMENT(HM, ForR3.uMaxAsid, 8);
384 CHECK_MEMBER_ALIGNMENT(HM, ForR3.vmx, 8);
385 CHECK_MEMBER_ALIGNMENT(HM, PatchTree, 8);
386 CHECK_MEMBER_ALIGNMENT(HM, aPatches, 8);
387 CHECK_MEMBER_ALIGNMENT(HMCPU, vmx, 8);
388 CHECK_MEMBER_ALIGNMENT(HMR0PERVCPU, vmx.pfnStartVm, 8);
389 CHECK_MEMBER_ALIGNMENT(HMCPU, vmx.VmcsInfo, 8);
390 CHECK_MEMBER_ALIGNMENT(HMCPU, vmx.VmcsInfoNstGst, 8);
391 CHECK_MEMBER_ALIGNMENT(HMR0PERVCPU, vmx.RestoreHost, 8);
392 CHECK_MEMBER_ALIGNMENT(HMCPU, vmx.LastError, 8);
393 CHECK_MEMBER_ALIGNMENT(HMCPU, svm, 8);
394 CHECK_MEMBER_ALIGNMENT(HMR0PERVCPU, svm.pfnVMRun, 8);
395 CHECK_MEMBER_ALIGNMENT(HMCPU, Event, 8);
396 CHECK_MEMBER_ALIGNMENT(HMCPU, Event.u64IntInfo, 8);
397 CHECK_MEMBER_ALIGNMENT(HMR0PERVCPU, svm.DisState, 8);
398 CHECK_MEMBER_ALIGNMENT(HMCPU, StatEntry, 8);
399
400 /* Make sure the set is large enough and has the correct size. */
401 CHECK_SIZE(VMCPUSET, 32);
402 if (sizeof(VMCPUSET) * 8 < VMM_MAX_CPU_COUNT)
403 {
404 printf("error! VMCPUSET is too small for VMM_MAX_CPU_COUNT=%u!\n", VMM_MAX_CPU_COUNT);
405 rc++;
406 }
407
408 printf("info: struct UVM: %d bytes\n", (int)sizeof(UVM));
409
410 CHECK_PADDING_UVM(32, vm);
411 CHECK_PADDING_UVM(32, mm);
412 CHECK_PADDING_UVM(32, pdm);
413 CHECK_PADDING_UVM(32, stam);
414
415 printf("info: struct UVMCPU: %d bytes\n", (int)sizeof(UVMCPU));
416 CHECK_PADDING_UVMCPU(32, vm);
417
418 CHECK_PADDING_GVM(4, gvmm);
419 CHECK_PADDING_GVM(4, gmm);
420 CHECK_PADDING_GVMCPU(4, gvmm);
421
422 /*
423 * Check that the optimized access macros for PGMPAGE works correctly (kind of
424 * obsolete after dropping raw-mode).
425 */
426 PGMPAGE Page;
427 PGM_PAGE_CLEAR(&Page);
428
429 CHECK_EXPR(PGM_PAGE_GET_HNDL_PHYS_STATE(&Page) == PGM_PAGE_HNDL_PHYS_STATE_NONE);
430 CHECK_EXPR(PGM_PAGE_HAS_ANY_HANDLERS(&Page) == false);
431 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_HANDLERS(&Page) == false);
432 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(&Page) == false);
433
434 PGM_PAGE_SET_HNDL_PHYS_STATE(&Page, PGM_PAGE_HNDL_PHYS_STATE_ALL);
435 CHECK_EXPR(PGM_PAGE_GET_HNDL_PHYS_STATE(&Page) == PGM_PAGE_HNDL_PHYS_STATE_ALL);
436 CHECK_EXPR(PGM_PAGE_HAS_ANY_HANDLERS(&Page) == true);
437 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_HANDLERS(&Page) == true);
438 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(&Page) == true);
439
440 PGM_PAGE_SET_HNDL_PHYS_STATE(&Page, PGM_PAGE_HNDL_PHYS_STATE_WRITE);
441 CHECK_EXPR(PGM_PAGE_GET_HNDL_PHYS_STATE(&Page) == PGM_PAGE_HNDL_PHYS_STATE_WRITE);
442 CHECK_EXPR(PGM_PAGE_HAS_ANY_HANDLERS(&Page) == true);
443 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_HANDLERS(&Page) == true);
444 CHECK_EXPR(PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(&Page) == false);
445
446#undef AssertFatal
447#define AssertFatal(expr) do { } while (0)
448#undef Assert
449#define Assert(expr) do { } while (0)
450
451 PGM_PAGE_CLEAR(&Page);
452 CHECK_EXPR(PGM_PAGE_GET_HCPHYS_NA(&Page) == 0);
453 PGM_PAGE_SET_HCPHYS(NULL, &Page, UINT64_C(0x0000fffeff1ff000));
454 CHECK_EXPR(PGM_PAGE_GET_HCPHYS_NA(&Page) == UINT64_C(0x0000fffeff1ff000));
455 PGM_PAGE_SET_HCPHYS(NULL, &Page, UINT64_C(0x0000000000001000));
456 CHECK_EXPR(PGM_PAGE_GET_HCPHYS_NA(&Page) == UINT64_C(0x0000000000001000));
457
458 PGM_PAGE_INIT(&Page, UINT64_C(0x0000feedfacef000), UINT32_C(0x12345678), PGMPAGETYPE_RAM, PGM_PAGE_STATE_ALLOCATED);
459 CHECK_EXPR(PGM_PAGE_GET_HCPHYS_NA(&Page) == UINT64_C(0x0000feedfacef000));
460 CHECK_EXPR(PGM_PAGE_GET_PAGEID(&Page) == UINT32_C(0x12345678));
461 CHECK_EXPR(PGM_PAGE_GET_TYPE_NA(&Page) == PGMPAGETYPE_RAM);
462 CHECK_EXPR(PGM_PAGE_GET_STATE_NA(&Page) == PGM_PAGE_STATE_ALLOCATED);
463
464
465 /*
466 * Report result.
467 */
468 if (rc)
469 printf("tstVMStructSize: FAILURE - %d errors\n", rc);
470 else
471 printf("tstVMStructSize: SUCCESS\n");
472 return rc;
473}
474
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette