VirtualBox

source: vbox/trunk/src/VBox/ValidationKit/bootsectors/bs3-cpu-instr-2-template.mac@ 66906

Last change on this file since 66906 was 66342, checked in by vboxsync, 8 years ago

IEM: Converted grp 9 to tables and fixed cmpxchg16b/8b prefix handling.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 5.0 KB
Line 
1; $Id: bs3-cpu-instr-2-template.mac 66342 2017-03-29 16:22:31Z vboxsync $
2;; @file
3; BS3Kit - bs3-cpu-instr-2 assembly template.
4;
5
6;
7; Copyright (C) 2007-2016 Oracle Corporation
8;
9; This file is part of VirtualBox Open Source Edition (OSE), as
10; available from http://www.virtualbox.org. This file is free software;
11; you can redistribute it and/or modify it under the terms of the GNU
12; General Public License (GPL) as published by the Free Software
13; Foundation, in version 2 as it comes in the "COPYING" file of the
14; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16;
17; The contents of this file may alternatively be used under the terms
18; of the Common Development and Distribution License Version 1.0
19; (CDDL) only, as it comes in the "COPYING.CDDL" file of the
20; VirtualBox OSE distribution, in which case the provisions of the
21; CDDL are applicable instead of those of the GPL.
22;
23; You may elect to license modified versions of this file under the
24; terms and conditions of either the GPL or the CDDL or both.
25;
26
27
28;*********************************************************************************************************************************
29;* Header Files *
30;*********************************************************************************************************************************
31%include "bs3kit-template-header.mac" ; setup environment
32
33
34;*********************************************************************************************************************************
35;* External Symbols *
36;*********************************************************************************************************************************
37TMPL_BEGIN_TEXT
38
39
40;
41; Test code snippets containing code which differs between 16-bit, 32-bit
42; and 64-bit CPUs modes.
43;
44%ifdef BS3_INSTANTIATING_CMN
45
46BS3_PROC_BEGIN_CMN bs3CpuInstr2_mul_xBX_ud2, BS3_PBC_NEAR
47 mul xBX
48.again:
49 ud2
50 jmp .again
51BS3_PROC_END_CMN bs3CpuInstr2_mul_xBX_ud2
52
53
54BS3_PROC_BEGIN_CMN bs3CpuInstr2_imul_xBX_ud2, BS3_PBC_NEAR
55 imul xBX
56.again:
57 ud2
58 jmp .again
59BS3_PROC_END_CMN bs3CpuInstr2_imul_xBX_ud2
60
61
62BS3_PROC_BEGIN_CMN bs3CpuInstr2_imul_xCX_xBX_ud2, BS3_PBC_NEAR
63 imul xCX, xBX
64.again:
65 ud2
66 jmp .again
67BS3_PROC_END_CMN bs3CpuInstr2_imul_xCX_xBX_ud2
68
69
70BS3_PROC_BEGIN_CMN bs3CpuInstr2_div_xBX_ud2, BS3_PBC_NEAR
71 div xBX
72.again:
73 ud2
74 jmp .again
75BS3_PROC_END_CMN bs3CpuInstr2_div_xBX_ud2
76
77
78BS3_PROC_BEGIN_CMN bs3CpuInstr2_idiv_xBX_ud2, BS3_PBC_NEAR
79 idiv xBX
80.again:
81 ud2
82 jmp .again
83BS3_PROC_END_CMN bs3CpuInstr2_idiv_xBX_ud2
84
85
86 %if TMPL_BITS == 64
87BS3_PROC_BEGIN_CMN bs3CpuInstr2_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
88 cmpxchg16b [rdi]
89.again:
90 ud2
91 jmp .again
92AssertCompile(.again - BS3_LAST_LABEL == 4)
93BS3_PROC_END_CMN bs3CpuInstr2_cmpxchg16b_rdi_ud2
94
95
96BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
97 lock cmpxchg16b [rdi]
98.again:
99 ud2
100 jmp .again
101AssertCompile(.again - BS3_LAST_LABEL == 5)
102BS3_PROC_END_CMN bs3CpuInstr2_lock_cmpxchg16b_rdi_ud2
103
104
105BS3_PROC_BEGIN_CMN bs3CpuInstr2_o16_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
106 o16 cmpxchg16b [rdi]
107.again:
108 ud2
109 jmp .again
110AssertCompile(.again - BS3_LAST_LABEL == 5)
111BS3_PROC_END_CMN bs3CpuInstr2_o16_cmpxchg16b_rdi_ud2
112
113
114BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_o16_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
115 db 0f0h, 066h
116 cmpxchg16b [rdi]
117.again:
118 ud2
119 jmp .again
120AssertCompile(.again - BS3_LAST_LABEL == 6)
121BS3_PROC_END_CMN bs3CpuInstr2_lock_o16_cmpxchg16b_rdi_ud2
122
123
124BS3_PROC_BEGIN_CMN bs3CpuInstr2_repz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
125 repz cmpxchg16b [rdi]
126.again:
127 ud2
128 jmp .again
129AssertCompile(.again - BS3_LAST_LABEL == 5)
130BS3_PROC_END_CMN bs3CpuInstr2_repz_cmpxchg16b_rdi_ud2
131
132
133BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_repz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
134 db 0f0h, 0f3h
135 cmpxchg16b [rdi]
136.again:
137 ud2
138 jmp .again
139AssertCompile(.again - BS3_LAST_LABEL == 6)
140BS3_PROC_END_CMN bs3CpuInstr2_lock_repz_cmpxchg16b_rdi_ud2
141
142BS3_PROC_BEGIN_CMN bs3CpuInstr2_repnz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
143 repnz cmpxchg16b [rdi]
144.again:
145 ud2
146 jmp .again
147AssertCompile(.again - BS3_LAST_LABEL == 5)
148BS3_PROC_END_CMN bs3CpuInstr2_repnz_cmpxchg16b_rdi_ud2
149
150
151BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_repnz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
152 db 0f0h, 0f2h
153 cmpxchg16b [rdi]
154.again:
155 ud2
156 jmp .again
157AssertCompile(.again - BS3_LAST_LABEL == 6)
158BS3_PROC_END_CMN bs3CpuInstr2_lock_repnz_cmpxchg16b_rdi_ud2
159
160;; @todo figure out this fudge. sigh.
161times (348) db 0cch ; fudge to avoid 'rderr' during boot.
162
163 %endif ; TMPL_BITS == 64
164
165
166%endif ; BS3_INSTANTIATING_CMN
167
168%include "bs3kit-template-footer.mac" ; reset environment
169
170
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette