VirtualBox

source: vbox/trunk/src/libs/ffmpeg-20060710/libavcodec/sparc/vis.h@ 5776

Last change on this file since 5776 was 5776, checked in by vboxsync, 17 years ago

ffmpeg: exported to OSE
File size: 13.5 KB
Line 
1/*
2 * vis.h
3 * Copyright (C) 2003 David S. Miller <[email protected]>
4 *
5 * This file is part of mpeg2dec, a free MPEG-2 video stream decoder.
6 * See http://libmpeg2.sourceforge.net/ for updates.
7 *
8 * mpeg2dec is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * mpeg2dec is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
21 */
22
23/* You may be asking why I hard-code the instruction opcodes and don't
24 * use the normal VIS assembler mnenomics for the VIS instructions.
25 *
26 * The reason is that Sun, in their infinite wisdom, decided that a binary
27 * using a VIS instruction will cause it to be marked (in the ELF headers)
28 * as doing so, and this prevents the OS from loading such binaries if the
29 * current cpu doesn't have VIS. There is no way to easily override this
30 * behavior of the assembler that I am aware of.
31 *
32 * This totally defeats what libmpeg2 is trying to do which is allow a
33 * single binary to be created, and then detect the availability of VIS
34 * at runtime.
35 *
36 * I'm not saying that tainting the binary by default is bad, rather I'm
37 * saying that not providing a way to override this easily unnecessarily
38 * ties people's hands.
39 *
40 * Thus, we do the opcode encoding by hand and output 32-bit words in
41 * the assembler to keep the binary from becoming tainted.
42 */
43
44#define vis_opc_base ((0x1 << 31) | (0x36 << 19))
45#define vis_opf(X) ((X) << 5)
46#define vis_sreg(X) (X)
47#define vis_dreg(X) (((X)&0x1f)|((X)>>5))
48#define vis_rs1_s(X) (vis_sreg(X) << 14)
49#define vis_rs1_d(X) (vis_dreg(X) << 14)
50#define vis_rs2_s(X) (vis_sreg(X) << 0)
51#define vis_rs2_d(X) (vis_dreg(X) << 0)
52#define vis_rd_s(X) (vis_sreg(X) << 25)
53#define vis_rd_d(X) (vis_dreg(X) << 25)
54
55#define vis_ss2s(opf,rs1,rs2,rd) \
56 __asm__ __volatile__ (".word %0" \
57 : : "i" (vis_opc_base | vis_opf(opf) | \
58 vis_rs1_s(rs1) | \
59 vis_rs2_s(rs2) | \
60 vis_rd_s(rd)))
61
62#define vis_dd2d(opf,rs1,rs2,rd) \
63 __asm__ __volatile__ (".word %0" \
64 : : "i" (vis_opc_base | vis_opf(opf) | \
65 vis_rs1_d(rs1) | \
66 vis_rs2_d(rs2) | \
67 vis_rd_d(rd)))
68
69#define vis_ss2d(opf,rs1,rs2,rd) \
70 __asm__ __volatile__ (".word %0" \
71 : : "i" (vis_opc_base | vis_opf(opf) | \
72 vis_rs1_s(rs1) | \
73 vis_rs2_s(rs2) | \
74 vis_rd_d(rd)))
75
76#define vis_sd2d(opf,rs1,rs2,rd) \
77 __asm__ __volatile__ (".word %0" \
78 : : "i" (vis_opc_base | vis_opf(opf) | \
79 vis_rs1_s(rs1) | \
80 vis_rs2_d(rs2) | \
81 vis_rd_d(rd)))
82
83#define vis_d2s(opf,rs2,rd) \
84 __asm__ __volatile__ (".word %0" \
85 : : "i" (vis_opc_base | vis_opf(opf) | \
86 vis_rs2_d(rs2) | \
87 vis_rd_s(rd)))
88
89#define vis_s2d(opf,rs2,rd) \
90 __asm__ __volatile__ (".word %0" \
91 : : "i" (vis_opc_base | vis_opf(opf) | \
92 vis_rs2_s(rs2) | \
93 vis_rd_d(rd)))
94
95#define vis_d12d(opf,rs1,rd) \
96 __asm__ __volatile__ (".word %0" \
97 : : "i" (vis_opc_base | vis_opf(opf) | \
98 vis_rs1_d(rs1) | \
99 vis_rd_d(rd)))
100
101#define vis_d22d(opf,rs2,rd) \
102 __asm__ __volatile__ (".word %0" \
103 : : "i" (vis_opc_base | vis_opf(opf) | \
104 vis_rs2_d(rs2) | \
105 vis_rd_d(rd)))
106
107#define vis_s12s(opf,rs1,rd) \
108 __asm__ __volatile__ (".word %0" \
109 : : "i" (vis_opc_base | vis_opf(opf) | \
110 vis_rs1_s(rs1) | \
111 vis_rd_s(rd)))
112
113#define vis_s22s(opf,rs2,rd) \
114 __asm__ __volatile__ (".word %0" \
115 : : "i" (vis_opc_base | vis_opf(opf) | \
116 vis_rs2_s(rs2) | \
117 vis_rd_s(rd)))
118
119#define vis_s(opf,rd) \
120 __asm__ __volatile__ (".word %0" \
121 : : "i" (vis_opc_base | vis_opf(opf) | \
122 vis_rd_s(rd)))
123
124#define vis_d(opf,rd) \
125 __asm__ __volatile__ (".word %0" \
126 : : "i" (vis_opc_base | vis_opf(opf) | \
127 vis_rd_d(rd)))
128
129#define vis_r2m(op,rd,mem) \
130 __asm__ __volatile__ (#op "\t%%f" #rd ", [%0]" : : "r" (&(mem)) )
131
132#define vis_r2m_2(op,rd,mem1,mem2) \
133 __asm__ __volatile__ (#op "\t%%f" #rd ", [%0 + %1]" : : "r" (mem1), "r" (mem2) )
134
135#define vis_m2r(op,mem,rd) \
136 __asm__ __volatile__ (#op "\t[%0], %%f" #rd : : "r" (&(mem)) )
137
138#define vis_m2r_2(op,mem1,mem2,rd) \
139 __asm__ __volatile__ (#op "\t[%0 + %1], %%f" #rd : : "r" (mem1), "r" (mem2) )
140
141static inline void vis_set_gsr(unsigned int _val)
142{
143 register unsigned int val asm("g1");
144
145 val = _val;
146 __asm__ __volatile__(".word 0xa7804000"
147 : : "r" (val));
148}
149
150#define VIS_GSR_ALIGNADDR_MASK 0x0000007
151#define VIS_GSR_ALIGNADDR_SHIFT 0
152#define VIS_GSR_SCALEFACT_MASK 0x0000078
153#define VIS_GSR_SCALEFACT_SHIFT 3
154
155#define vis_ld32(mem,rs1) vis_m2r(ld, mem, rs1)
156#define vis_ld32_2(mem1,mem2,rs1) vis_m2r_2(ld, mem1, mem2, rs1)
157#define vis_st32(rs1,mem) vis_r2m(st, rs1, mem)
158#define vis_st32_2(rs1,mem1,mem2) vis_r2m_2(st, rs1, mem1, mem2)
159#define vis_ld64(mem,rs1) vis_m2r(ldd, mem, rs1)
160#define vis_ld64_2(mem1,mem2,rs1) vis_m2r_2(ldd, mem1, mem2, rs1)
161#define vis_st64(rs1,mem) vis_r2m(std, rs1, mem)
162#define vis_st64_2(rs1,mem1,mem2) vis_r2m_2(std, rs1, mem1, mem2)
163
164#define vis_ldblk(mem, rd) \
165do { register void *__mem asm("g1"); \
166 __mem = &(mem); \
167 __asm__ __volatile__(".word 0xc1985e00 | %1" \
168 : \
169 : "r" (__mem), \
170 "i" (vis_rd_d(rd)) \
171 : "memory"); \
172} while (0)
173
174#define vis_stblk(rd, mem) \
175do { register void *__mem asm("g1"); \
176 __mem = &(mem); \
177 __asm__ __volatile__(".word 0xc1b85e00 | %1" \
178 : \
179 : "r" (__mem), \
180 "i" (vis_rd_d(rd)) \
181 : "memory"); \
182} while (0)
183
184#define vis_membar_storestore() \
185 __asm__ __volatile__(".word 0x8143e008" : : : "memory")
186
187#define vis_membar_sync() \
188 __asm__ __volatile__(".word 0x8143e040" : : : "memory")
189
190/* 16 and 32 bit partitioned addition and subtraction. The normal
191 * versions perform 4 16-bit or 2 32-bit additions or subtractions.
192 * The 's' versions perform 2 16-bit or 1 32-bit additions or
193 * subtractions.
194 */
195
196#define vis_padd16(rs1,rs2,rd) vis_dd2d(0x50, rs1, rs2, rd)
197#define vis_padd16s(rs1,rs2,rd) vis_ss2s(0x51, rs1, rs2, rd)
198#define vis_padd32(rs1,rs2,rd) vis_dd2d(0x52, rs1, rs2, rd)
199#define vis_padd32s(rs1,rs2,rd) vis_ss2s(0x53, rs1, rs2, rd)
200#define vis_psub16(rs1,rs2,rd) vis_dd2d(0x54, rs1, rs2, rd)
201#define vis_psub16s(rs1,rs2,rd) vis_ss2s(0x55, rs1, rs2, rd)
202#define vis_psub32(rs1,rs2,rd) vis_dd2d(0x56, rs1, rs2, rd)
203#define vis_psub32s(rs1,rs2,rd) vis_ss2s(0x57, rs1, rs2, rd)
204
205/* Pixel formatting instructions. */
206
207#define vis_pack16(rs2,rd) vis_d2s( 0x3b, rs2, rd)
208#define vis_pack32(rs1,rs2,rd) vis_dd2d(0x3a, rs1, rs2, rd)
209#define vis_packfix(rs2,rd) vis_d2s( 0x3d, rs2, rd)
210#define vis_expand(rs2,rd) vis_s2d( 0x4d, rs2, rd)
211#define vis_pmerge(rs1,rs2,rd) vis_ss2d(0x4b, rs1, rs2, rd)
212
213/* Partitioned multiply instructions. */
214
215#define vis_mul8x16(rs1,rs2,rd) vis_sd2d(0x31, rs1, rs2, rd)
216#define vis_mul8x16au(rs1,rs2,rd) vis_ss2d(0x33, rs1, rs2, rd)
217#define vis_mul8x16al(rs1,rs2,rd) vis_ss2d(0x35, rs1, rs2, rd)
218#define vis_mul8sux16(rs1,rs2,rd) vis_dd2d(0x36, rs1, rs2, rd)
219#define vis_mul8ulx16(rs1,rs2,rd) vis_dd2d(0x37, rs1, rs2, rd)
220#define vis_muld8sux16(rs1,rs2,rd) vis_ss2d(0x38, rs1, rs2, rd)
221#define vis_muld8ulx16(rs1,rs2,rd) vis_ss2d(0x39, rs1, rs2, rd)
222
223/* Alignment instructions. */
224
225static inline void *vis_alignaddr(void *_ptr)
226{
227 register void *ptr asm("g1");
228
229 ptr = _ptr;
230
231 __asm__ __volatile__(".word %2"
232 : "=&r" (ptr)
233 : "0" (ptr),
234 "i" (vis_opc_base | vis_opf(0x18) |
235 vis_rs1_s(1) |
236 vis_rs2_s(0) |
237 vis_rd_s(1)));
238
239 return ptr;
240}
241
242static inline void vis_alignaddr_g0(void *_ptr)
243{
244 register void *ptr asm("g1");
245
246 ptr = _ptr;
247
248 __asm__ __volatile__(".word %2"
249 : "=&r" (ptr)
250 : "0" (ptr),
251 "i" (vis_opc_base | vis_opf(0x18) |
252 vis_rs1_s(1) |
253 vis_rs2_s(0) |
254 vis_rd_s(0)));
255}
256
257static inline void *vis_alignaddrl(void *_ptr)
258{
259 register void *ptr asm("g1");
260
261 ptr = _ptr;
262
263 __asm__ __volatile__(".word %2"
264 : "=&r" (ptr)
265 : "0" (ptr),
266 "i" (vis_opc_base | vis_opf(0x19) |
267 vis_rs1_s(1) |
268 vis_rs2_s(0) |
269 vis_rd_s(1)));
270
271 return ptr;
272}
273
274static inline void vis_alignaddrl_g0(void *_ptr)
275{
276 register void *ptr asm("g1");
277
278 ptr = _ptr;
279
280 __asm__ __volatile__(".word %2"
281 : "=&r" (ptr)
282 : "0" (ptr),
283 "i" (vis_opc_base | vis_opf(0x19) |
284 vis_rs1_s(1) |
285 vis_rs2_s(0) |
286 vis_rd_s(0)));
287}
288
289#define vis_faligndata(rs1,rs2,rd) vis_dd2d(0x48, rs1, rs2, rd)
290
291/* Logical operate instructions. */
292
293#define vis_fzero(rd) vis_d( 0x60, rd)
294#define vis_fzeros(rd) vis_s( 0x61, rd)
295#define vis_fone(rd) vis_d( 0x7e, rd)
296#define vis_fones(rd) vis_s( 0x7f, rd)
297#define vis_src1(rs1,rd) vis_d12d(0x74, rs1, rd)
298#define vis_src1s(rs1,rd) vis_s12s(0x75, rs1, rd)
299#define vis_src2(rs2,rd) vis_d22d(0x78, rs2, rd)
300#define vis_src2s(rs2,rd) vis_s22s(0x79, rs2, rd)
301#define vis_not1(rs1,rd) vis_d12d(0x6a, rs1, rd)
302#define vis_not1s(rs1,rd) vis_s12s(0x6b, rs1, rd)
303#define vis_not2(rs2,rd) vis_d22d(0x66, rs2, rd)
304#define vis_not2s(rs2,rd) vis_s22s(0x67, rs2, rd)
305#define vis_or(rs1,rs2,rd) vis_dd2d(0x7c, rs1, rs2, rd)
306#define vis_ors(rs1,rs2,rd) vis_ss2s(0x7d, rs1, rs2, rd)
307#define vis_nor(rs1,rs2,rd) vis_dd2d(0x62, rs1, rs2, rd)
308#define vis_nors(rs1,rs2,rd) vis_ss2s(0x63, rs1, rs2, rd)
309#define vis_and(rs1,rs2,rd) vis_dd2d(0x70, rs1, rs2, rd)
310#define vis_ands(rs1,rs2,rd) vis_ss2s(0x71, rs1, rs2, rd)
311#define vis_nand(rs1,rs2,rd) vis_dd2d(0x6e, rs1, rs2, rd)
312#define vis_nands(rs1,rs2,rd) vis_ss2s(0x6f, rs1, rs2, rd)
313#define vis_xor(rs1,rs2,rd) vis_dd2d(0x6c, rs1, rs2, rd)
314#define vis_xors(rs1,rs2,rd) vis_ss2s(0x6d, rs1, rs2, rd)
315#define vis_xnor(rs1,rs2,rd) vis_dd2d(0x72, rs1, rs2, rd)
316#define vis_xnors(rs1,rs2,rd) vis_ss2s(0x73, rs1, rs2, rd)
317#define vis_ornot1(rs1,rs2,rd) vis_dd2d(0x7a, rs1, rs2, rd)
318#define vis_ornot1s(rs1,rs2,rd) vis_ss2s(0x7b, rs1, rs2, rd)
319#define vis_ornot2(rs1,rs2,rd) vis_dd2d(0x76, rs1, rs2, rd)
320#define vis_ornot2s(rs1,rs2,rd) vis_ss2s(0x77, rs1, rs2, rd)
321#define vis_andnot1(rs1,rs2,rd) vis_dd2d(0x68, rs1, rs2, rd)
322#define vis_andnot1s(rs1,rs2,rd) vis_ss2s(0x69, rs1, rs2, rd)
323#define vis_andnot2(rs1,rs2,rd) vis_dd2d(0x64, rs1, rs2, rd)
324#define vis_andnot2s(rs1,rs2,rd) vis_ss2s(0x65, rs1, rs2, rd)
325
326/* Pixel component distance. */
327
328#define vis_pdist(rs1,rs2,rd) vis_dd2d(0x3e, rs1, rs2, rd)
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette