| 1 | /*
|
|---|
| 2 | * i386 virtual CPU header
|
|---|
| 3 | *
|
|---|
| 4 | * Copyright (c) 2003 Fabrice Bellard
|
|---|
| 5 | *
|
|---|
| 6 | * This library is free software; you can redistribute it and/or
|
|---|
| 7 | * modify it under the terms of the GNU Lesser General Public
|
|---|
| 8 | * License as published by the Free Software Foundation; either
|
|---|
| 9 | * version 2 of the License, or (at your option) any later version.
|
|---|
| 10 | *
|
|---|
| 11 | * This library is distributed in the hope that it will be useful,
|
|---|
| 12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|---|
| 13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|---|
| 14 | * Lesser General Public License for more details.
|
|---|
| 15 | *
|
|---|
| 16 | * You should have received a copy of the GNU Lesser General Public
|
|---|
| 17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|---|
| 18 | */
|
|---|
| 19 |
|
|---|
| 20 | /*
|
|---|
| 21 | * Oracle LGPL Disclaimer: For the avoidance of doubt, except that if any license choice
|
|---|
| 22 | * other than GPL or LGPL is available it will apply instead, Oracle elects to use only
|
|---|
| 23 | * the Lesser General Public License version 2.1 (LGPLv2) at this time for any software where
|
|---|
| 24 | * a choice of LGPL license versions is made available with the language indicating
|
|---|
| 25 | * that LGPLv2 or any later version may be used, or where a choice of which version
|
|---|
| 26 | * of the LGPL is applied is otherwise unspecified.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | #ifndef CPU_I386_H
|
|---|
| 30 | #define CPU_I386_H
|
|---|
| 31 |
|
|---|
| 32 | #include "config.h"
|
|---|
| 33 |
|
|---|
| 34 | #ifdef TARGET_X86_64
|
|---|
| 35 | #define TARGET_LONG_BITS 64
|
|---|
| 36 | #else
|
|---|
| 37 | #define TARGET_LONG_BITS 32
|
|---|
| 38 | #endif
|
|---|
| 39 |
|
|---|
| 40 | /* target supports implicit self modifying code */
|
|---|
| 41 | #define TARGET_HAS_SMC
|
|---|
| 42 | /* support for self modifying code even if the modified instruction is
|
|---|
| 43 | close to the modifying instruction */
|
|---|
| 44 | #define TARGET_HAS_PRECISE_SMC
|
|---|
| 45 |
|
|---|
| 46 | #define TARGET_HAS_ICE 1
|
|---|
| 47 |
|
|---|
| 48 | #ifdef TARGET_X86_64
|
|---|
| 49 | #define ELF_MACHINE EM_X86_64
|
|---|
| 50 | #else
|
|---|
| 51 | #define ELF_MACHINE EM_386
|
|---|
| 52 | #endif
|
|---|
| 53 |
|
|---|
| 54 | #define CPUState struct CPUX86State
|
|---|
| 55 |
|
|---|
| 56 | #include "cpu-defs.h"
|
|---|
| 57 |
|
|---|
| 58 | #include "softfloat.h"
|
|---|
| 59 |
|
|---|
| 60 | #ifdef VBOX
|
|---|
| 61 | # include <iprt/critsect.h>
|
|---|
| 62 | # include <iprt/thread.h>
|
|---|
| 63 | # include <iprt/assert.h>
|
|---|
| 64 | # include <iprt/asm.h>
|
|---|
| 65 | # include <VBox/vmm/vmm.h>
|
|---|
| 66 | # include <VBox/vmm/stam.h>
|
|---|
| 67 | #endif /* VBOX */
|
|---|
| 68 |
|
|---|
| 69 | #define R_EAX 0
|
|---|
| 70 | #define R_ECX 1
|
|---|
| 71 | #define R_EDX 2
|
|---|
| 72 | #define R_EBX 3
|
|---|
| 73 | #define R_ESP 4
|
|---|
| 74 | #define R_EBP 5
|
|---|
| 75 | #define R_ESI 6
|
|---|
| 76 | #define R_EDI 7
|
|---|
| 77 |
|
|---|
| 78 | #define R_AL 0
|
|---|
| 79 | #define R_CL 1
|
|---|
| 80 | #define R_DL 2
|
|---|
| 81 | #define R_BL 3
|
|---|
| 82 | #define R_AH 4
|
|---|
| 83 | #define R_CH 5
|
|---|
| 84 | #define R_DH 6
|
|---|
| 85 | #define R_BH 7
|
|---|
| 86 |
|
|---|
| 87 | #define R_ES 0
|
|---|
| 88 | #define R_CS 1
|
|---|
| 89 | #define R_SS 2
|
|---|
| 90 | #define R_DS 3
|
|---|
| 91 | #define R_FS 4
|
|---|
| 92 | #define R_GS 5
|
|---|
| 93 |
|
|---|
| 94 | /* segment descriptor fields */
|
|---|
| 95 | #define DESC_G_MASK (1 << 23)
|
|---|
| 96 | #define DESC_B_SHIFT 22
|
|---|
| 97 | #define DESC_B_MASK (1 << DESC_B_SHIFT)
|
|---|
| 98 | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */
|
|---|
| 99 | #define DESC_L_MASK (1 << DESC_L_SHIFT)
|
|---|
| 100 | #define DESC_AVL_MASK (1 << 20)
|
|---|
| 101 | #define DESC_P_MASK (1 << 15)
|
|---|
| 102 | #define DESC_DPL_SHIFT 13
|
|---|
| 103 | #define DESC_DPL_MASK (3 << DESC_DPL_SHIFT)
|
|---|
| 104 | #define DESC_S_MASK (1 << 12)
|
|---|
| 105 | #define DESC_TYPE_SHIFT 8
|
|---|
| 106 | #define DESC_TYPE_MASK (15 << DESC_TYPE_SHIFT)
|
|---|
| 107 | #define DESC_A_MASK (1 << 8)
|
|---|
| 108 |
|
|---|
| 109 | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */
|
|---|
| 110 | #define DESC_C_MASK (1 << 10) /* code: conforming */
|
|---|
| 111 | #define DESC_R_MASK (1 << 9) /* code: readable */
|
|---|
| 112 |
|
|---|
| 113 | #define DESC_E_MASK (1 << 10) /* data: expansion direction */
|
|---|
| 114 | #define DESC_W_MASK (1 << 9) /* data: writable */
|
|---|
| 115 |
|
|---|
| 116 | #define DESC_TSS_BUSY_MASK (1 << 9)
|
|---|
| 117 |
|
|---|
| 118 | /* eflags masks */
|
|---|
| 119 | #define CC_C 0x0001
|
|---|
| 120 | #define CC_P 0x0004
|
|---|
| 121 | #define CC_A 0x0010
|
|---|
| 122 | #define CC_Z 0x0040
|
|---|
| 123 | #define CC_S 0x0080
|
|---|
| 124 | #define CC_O 0x0800
|
|---|
| 125 |
|
|---|
| 126 | #define TF_SHIFT 8
|
|---|
| 127 | #define IOPL_SHIFT 12
|
|---|
| 128 | #define VM_SHIFT 17
|
|---|
| 129 |
|
|---|
| 130 | #define TF_MASK 0x00000100
|
|---|
| 131 | #define IF_MASK 0x00000200
|
|---|
| 132 | #define DF_MASK 0x00000400
|
|---|
| 133 | #define IOPL_MASK 0x00003000
|
|---|
| 134 | #define NT_MASK 0x00004000
|
|---|
| 135 | #define RF_MASK 0x00010000
|
|---|
| 136 | #define VM_MASK 0x00020000
|
|---|
| 137 | #define AC_MASK 0x00040000
|
|---|
| 138 | #define VIF_MASK 0x00080000
|
|---|
| 139 | #define VIP_MASK 0x00100000
|
|---|
| 140 | #define ID_MASK 0x00200000
|
|---|
| 141 |
|
|---|
| 142 | /* hidden flags - used internally by qemu to represent additional cpu
|
|---|
| 143 | states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not
|
|---|
| 144 | redundant. We avoid using the IOPL_MASK, TF_MASK and VM_MASK bit
|
|---|
| 145 | position to ease oring with eflags. */
|
|---|
| 146 | /* current cpl */
|
|---|
| 147 | #define HF_CPL_SHIFT 0
|
|---|
| 148 | /* true if soft mmu is being used */
|
|---|
| 149 | #define HF_SOFTMMU_SHIFT 2
|
|---|
| 150 | /* true if hardware interrupts must be disabled for next instruction */
|
|---|
| 151 | #define HF_INHIBIT_IRQ_SHIFT 3
|
|---|
| 152 | /* 16 or 32 segments */
|
|---|
| 153 | #define HF_CS32_SHIFT 4
|
|---|
| 154 | #define HF_SS32_SHIFT 5
|
|---|
| 155 | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
|
|---|
| 156 | #define HF_ADDSEG_SHIFT 6
|
|---|
| 157 | /* copy of CR0.PE (protected mode) */
|
|---|
| 158 | #define HF_PE_SHIFT 7
|
|---|
| 159 | #define HF_TF_SHIFT 8 /* must be same as eflags */
|
|---|
| 160 | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */
|
|---|
| 161 | #define HF_EM_SHIFT 10
|
|---|
| 162 | #define HF_TS_SHIFT 11
|
|---|
| 163 | #define HF_IOPL_SHIFT 12 /* must be same as eflags */
|
|---|
| 164 | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */
|
|---|
| 165 | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */
|
|---|
| 166 | #define HF_RF_SHIFT 16 /* must be same as eflags */
|
|---|
| 167 | #define HF_VM_SHIFT 17 /* must be same as eflags */
|
|---|
| 168 | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */
|
|---|
| 169 | #define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */
|
|---|
| 170 | #define HF_SVMI_SHIFT 21 /* SVM intercepts are active */
|
|---|
| 171 | #define HF_OSFXSR_SHIFT 22 /* CR4.OSFXSR */
|
|---|
| 172 |
|
|---|
| 173 | #define HF_CPL_MASK (3 << HF_CPL_SHIFT)
|
|---|
| 174 | #define HF_SOFTMMU_MASK (1 << HF_SOFTMMU_SHIFT)
|
|---|
| 175 | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT)
|
|---|
| 176 | #define HF_CS32_MASK (1 << HF_CS32_SHIFT)
|
|---|
| 177 | #define HF_SS32_MASK (1 << HF_SS32_SHIFT)
|
|---|
| 178 | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT)
|
|---|
| 179 | #define HF_PE_MASK (1 << HF_PE_SHIFT)
|
|---|
| 180 | #define HF_TF_MASK (1 << HF_TF_SHIFT)
|
|---|
| 181 | #define HF_MP_MASK (1 << HF_MP_SHIFT)
|
|---|
| 182 | #define HF_EM_MASK (1 << HF_EM_SHIFT)
|
|---|
| 183 | #define HF_TS_MASK (1 << HF_TS_SHIFT)
|
|---|
| 184 | #define HF_IOPL_MASK (3 << HF_IOPL_SHIFT)
|
|---|
| 185 | #define HF_LMA_MASK (1 << HF_LMA_SHIFT)
|
|---|
| 186 | #define HF_CS64_MASK (1 << HF_CS64_SHIFT)
|
|---|
| 187 | #define HF_RF_MASK (1 << HF_RF_SHIFT)
|
|---|
| 188 | #define HF_VM_MASK (1 << HF_VM_SHIFT)
|
|---|
| 189 | #define HF_SMM_MASK (1 << HF_SMM_SHIFT)
|
|---|
| 190 | #define HF_SVME_MASK (1 << HF_SVME_SHIFT)
|
|---|
| 191 | #define HF_SVMI_MASK (1 << HF_SVMI_SHIFT)
|
|---|
| 192 | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT)
|
|---|
| 193 |
|
|---|
| 194 | /* hflags2 */
|
|---|
| 195 |
|
|---|
| 196 | #define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */
|
|---|
| 197 | #define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */
|
|---|
| 198 | #define HF2_NMI_SHIFT 2 /* CPU serving NMI */
|
|---|
| 199 | #define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */
|
|---|
| 200 |
|
|---|
| 201 | #define HF2_GIF_MASK (1 << HF2_GIF_SHIFT)
|
|---|
| 202 | #define HF2_HIF_MASK (1 << HF2_HIF_SHIFT)
|
|---|
| 203 | #define HF2_NMI_MASK (1 << HF2_NMI_SHIFT)
|
|---|
| 204 | #define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT)
|
|---|
| 205 |
|
|---|
| 206 | #define CR0_PE_SHIFT 0
|
|---|
| 207 | #define CR0_MP_SHIFT 1
|
|---|
| 208 |
|
|---|
| 209 | #define CR0_PE_MASK (1 << 0)
|
|---|
| 210 | #define CR0_MP_MASK (1 << 1)
|
|---|
| 211 | #define CR0_EM_MASK (1 << 2)
|
|---|
| 212 | #define CR0_TS_MASK (1 << 3)
|
|---|
| 213 | #define CR0_ET_MASK (1 << 4)
|
|---|
| 214 | #define CR0_NE_MASK (1 << 5)
|
|---|
| 215 | #define CR0_WP_MASK (1 << 16)
|
|---|
| 216 | #define CR0_AM_MASK (1 << 18)
|
|---|
| 217 | #define CR0_PG_MASK (1 << 31)
|
|---|
| 218 |
|
|---|
| 219 | #define CR4_VME_MASK (1 << 0)
|
|---|
| 220 | #define CR4_PVI_MASK (1 << 1)
|
|---|
| 221 | #define CR4_TSD_MASK (1 << 2)
|
|---|
| 222 | #define CR4_DE_MASK (1 << 3)
|
|---|
| 223 | #define CR4_PSE_MASK (1 << 4)
|
|---|
| 224 | #define CR4_PAE_MASK (1 << 5)
|
|---|
| 225 | #define CR4_MCE_MASK (1 << 6)
|
|---|
| 226 | #define CR4_PGE_MASK (1 << 7)
|
|---|
| 227 | #define CR4_PCE_MASK (1 << 8)
|
|---|
| 228 | #define CR4_OSFXSR_SHIFT 9
|
|---|
| 229 | #define CR4_OSFXSR_MASK (1 << CR4_OSFXSR_SHIFT)
|
|---|
| 230 | #define CR4_OSXMMEXCPT_MASK (1 << 10)
|
|---|
| 231 |
|
|---|
| 232 | #define DR6_BD (1 << 13)
|
|---|
| 233 | #define DR6_BS (1 << 14)
|
|---|
| 234 | #define DR6_BT (1 << 15)
|
|---|
| 235 | #define DR6_FIXED_1 0xffff0ff0
|
|---|
| 236 |
|
|---|
| 237 | #define DR7_GD (1 << 13)
|
|---|
| 238 | #define DR7_TYPE_SHIFT 16
|
|---|
| 239 | #define DR7_LEN_SHIFT 18
|
|---|
| 240 | #define DR7_FIXED_1 0x00000400
|
|---|
| 241 |
|
|---|
| 242 | #define PG_PRESENT_BIT 0
|
|---|
| 243 | #define PG_RW_BIT 1
|
|---|
| 244 | #define PG_USER_BIT 2
|
|---|
| 245 | #define PG_PWT_BIT 3
|
|---|
| 246 | #define PG_PCD_BIT 4
|
|---|
| 247 | #define PG_ACCESSED_BIT 5
|
|---|
| 248 | #define PG_DIRTY_BIT 6
|
|---|
| 249 | #define PG_PSE_BIT 7
|
|---|
| 250 | #define PG_GLOBAL_BIT 8
|
|---|
| 251 | #define PG_NX_BIT 63
|
|---|
| 252 |
|
|---|
| 253 | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT)
|
|---|
| 254 | #define PG_RW_MASK (1 << PG_RW_BIT)
|
|---|
| 255 | #define PG_USER_MASK (1 << PG_USER_BIT)
|
|---|
| 256 | #define PG_PWT_MASK (1 << PG_PWT_BIT)
|
|---|
| 257 | #define PG_PCD_MASK (1 << PG_PCD_BIT)
|
|---|
| 258 | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
|
|---|
| 259 | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT)
|
|---|
| 260 | #define PG_PSE_MASK (1 << PG_PSE_BIT)
|
|---|
| 261 | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT)
|
|---|
| 262 | #define PG_NX_MASK (1LL << PG_NX_BIT)
|
|---|
| 263 |
|
|---|
| 264 | #define PG_ERROR_W_BIT 1
|
|---|
| 265 |
|
|---|
| 266 | #define PG_ERROR_P_MASK 0x01
|
|---|
| 267 | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT)
|
|---|
| 268 | #define PG_ERROR_U_MASK 0x04
|
|---|
| 269 | #define PG_ERROR_RSVD_MASK 0x08
|
|---|
| 270 | #define PG_ERROR_I_D_MASK 0x10
|
|---|
| 271 |
|
|---|
| 272 | #define MCG_CTL_P (1UL<<8) /* MCG_CAP register available */
|
|---|
| 273 |
|
|---|
| 274 | #define MCE_CAP_DEF MCG_CTL_P
|
|---|
| 275 | #define MCE_BANKS_DEF 10
|
|---|
| 276 |
|
|---|
| 277 | #define MCG_STATUS_MCIP (1ULL<<2) /* machine check in progress */
|
|---|
| 278 |
|
|---|
| 279 | #define MCI_STATUS_VAL (1ULL<<63) /* valid error */
|
|---|
| 280 | #define MCI_STATUS_OVER (1ULL<<62) /* previous errors lost */
|
|---|
| 281 | #define MCI_STATUS_UC (1ULL<<61) /* uncorrected error */
|
|---|
| 282 |
|
|---|
| 283 | #define MSR_IA32_TSC 0x10
|
|---|
| 284 | #define MSR_IA32_APICBASE 0x1b
|
|---|
| 285 | #define MSR_IA32_APICBASE_BSP (1<<8)
|
|---|
| 286 | #define MSR_IA32_APICBASE_ENABLE (1<<11)
|
|---|
| 287 | #define MSR_IA32_APICBASE_BASE (0xfffff<<12)
|
|---|
| 288 |
|
|---|
| 289 | #define MSR_MTRRcap 0xfe
|
|---|
| 290 | #define MSR_MTRRcap_VCNT 8
|
|---|
| 291 | #define MSR_MTRRcap_FIXRANGE_SUPPORT (1 << 8)
|
|---|
| 292 | #define MSR_MTRRcap_WC_SUPPORTED (1 << 10)
|
|---|
| 293 |
|
|---|
| 294 | #define MSR_IA32_SYSENTER_CS 0x174
|
|---|
| 295 | #define MSR_IA32_SYSENTER_ESP 0x175
|
|---|
| 296 | #define MSR_IA32_SYSENTER_EIP 0x176
|
|---|
| 297 |
|
|---|
| 298 | #define MSR_MCG_CAP 0x179
|
|---|
| 299 | #define MSR_MCG_STATUS 0x17a
|
|---|
| 300 | #define MSR_MCG_CTL 0x17b
|
|---|
| 301 |
|
|---|
| 302 | #define MSR_IA32_PERF_STATUS 0x198
|
|---|
| 303 |
|
|---|
| 304 | #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg))
|
|---|
| 305 | #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1)
|
|---|
| 306 |
|
|---|
| 307 | #define MSR_MTRRfix64K_00000 0x250
|
|---|
| 308 | #define MSR_MTRRfix16K_80000 0x258
|
|---|
| 309 | #define MSR_MTRRfix16K_A0000 0x259
|
|---|
| 310 | #define MSR_MTRRfix4K_C0000 0x268
|
|---|
| 311 | #define MSR_MTRRfix4K_C8000 0x269
|
|---|
| 312 | #define MSR_MTRRfix4K_D0000 0x26a
|
|---|
| 313 | #define MSR_MTRRfix4K_D8000 0x26b
|
|---|
| 314 | #define MSR_MTRRfix4K_E0000 0x26c
|
|---|
| 315 | #define MSR_MTRRfix4K_E8000 0x26d
|
|---|
| 316 | #define MSR_MTRRfix4K_F0000 0x26e
|
|---|
| 317 | #define MSR_MTRRfix4K_F8000 0x26f
|
|---|
| 318 |
|
|---|
| 319 | #define MSR_PAT 0x277
|
|---|
| 320 |
|
|---|
| 321 | #define MSR_MTRRdefType 0x2ff
|
|---|
| 322 |
|
|---|
| 323 | #define MSR_MC0_CTL 0x400
|
|---|
| 324 | #define MSR_MC0_STATUS 0x401
|
|---|
| 325 | #define MSR_MC0_ADDR 0x402
|
|---|
| 326 | #define MSR_MC0_MISC 0x403
|
|---|
| 327 |
|
|---|
| 328 | #define MSR_EFER 0xc0000080
|
|---|
| 329 |
|
|---|
| 330 | #define MSR_EFER_SCE (1 << 0)
|
|---|
| 331 | #define MSR_EFER_LME (1 << 8)
|
|---|
| 332 | #define MSR_EFER_LMA (1 << 10)
|
|---|
| 333 | #define MSR_EFER_NXE (1 << 11)
|
|---|
| 334 | #define MSR_EFER_SVME (1 << 12)
|
|---|
| 335 | #define MSR_EFER_FFXSR (1 << 14)
|
|---|
| 336 |
|
|---|
| 337 | #ifdef VBOX
|
|---|
| 338 | # define MSR_APIC_RANGE_START 0x800
|
|---|
| 339 | # define MSR_APIC_RANGE_END 0x900
|
|---|
| 340 | #endif
|
|---|
| 341 |
|
|---|
| 342 | #define MSR_STAR 0xc0000081
|
|---|
| 343 | #define MSR_LSTAR 0xc0000082
|
|---|
| 344 | #define MSR_CSTAR 0xc0000083
|
|---|
| 345 | #define MSR_FMASK 0xc0000084
|
|---|
| 346 | #define MSR_FSBASE 0xc0000100
|
|---|
| 347 | #define MSR_GSBASE 0xc0000101
|
|---|
| 348 | #define MSR_KERNELGSBASE 0xc0000102
|
|---|
| 349 | #define MSR_TSC_AUX 0xc0000103
|
|---|
| 350 |
|
|---|
| 351 | #define MSR_VM_HSAVE_PA 0xc0010117
|
|---|
| 352 |
|
|---|
| 353 | /* cpuid_features bits */
|
|---|
| 354 | #define CPUID_FP87 (1 << 0)
|
|---|
| 355 | #define CPUID_VME (1 << 1)
|
|---|
| 356 | #define CPUID_DE (1 << 2)
|
|---|
| 357 | #define CPUID_PSE (1 << 3)
|
|---|
| 358 | #define CPUID_TSC (1 << 4)
|
|---|
| 359 | #define CPUID_MSR (1 << 5)
|
|---|
| 360 | #define CPUID_PAE (1 << 6)
|
|---|
| 361 | #define CPUID_MCE (1 << 7)
|
|---|
| 362 | #define CPUID_CX8 (1 << 8)
|
|---|
| 363 | #define CPUID_APIC (1 << 9)
|
|---|
| 364 | #define CPUID_SEP (1 << 11) /* sysenter/sysexit */
|
|---|
| 365 | #define CPUID_MTRR (1 << 12)
|
|---|
| 366 | #define CPUID_PGE (1 << 13)
|
|---|
| 367 | #define CPUID_MCA (1 << 14)
|
|---|
| 368 | #define CPUID_CMOV (1 << 15)
|
|---|
| 369 | #define CPUID_PAT (1 << 16)
|
|---|
| 370 | #define CPUID_PSE36 (1 << 17)
|
|---|
| 371 | #define CPUID_PN (1 << 18)
|
|---|
| 372 | #define CPUID_CLFLUSH (1 << 19)
|
|---|
| 373 | #define CPUID_DTS (1 << 21)
|
|---|
| 374 | #define CPUID_ACPI (1 << 22)
|
|---|
| 375 | #define CPUID_MMX (1 << 23)
|
|---|
| 376 | #define CPUID_FXSR (1 << 24)
|
|---|
| 377 | #define CPUID_SSE (1 << 25)
|
|---|
| 378 | #define CPUID_SSE2 (1 << 26)
|
|---|
| 379 | #define CPUID_SS (1 << 27)
|
|---|
| 380 | #define CPUID_HT (1 << 28)
|
|---|
| 381 | #define CPUID_TM (1 << 29)
|
|---|
| 382 | #define CPUID_IA64 (1 << 30)
|
|---|
| 383 | #define CPUID_PBE (1 << 31)
|
|---|
| 384 |
|
|---|
| 385 | #define CPUID_EXT_SSE3 (1 << 0)
|
|---|
| 386 | #define CPUID_EXT_DTES64 (1 << 2)
|
|---|
| 387 | #define CPUID_EXT_MONITOR (1 << 3)
|
|---|
| 388 | #define CPUID_EXT_DSCPL (1 << 4)
|
|---|
| 389 | #define CPUID_EXT_VMX (1 << 5)
|
|---|
| 390 | #define CPUID_EXT_SMX (1 << 6)
|
|---|
| 391 | #define CPUID_EXT_EST (1 << 7)
|
|---|
| 392 | #define CPUID_EXT_TM2 (1 << 8)
|
|---|
| 393 | #define CPUID_EXT_SSSE3 (1 << 9)
|
|---|
| 394 | #define CPUID_EXT_CID (1 << 10)
|
|---|
| 395 | #define CPUID_EXT_CX16 (1 << 13)
|
|---|
| 396 | #define CPUID_EXT_XTPR (1 << 14)
|
|---|
| 397 | #define CPUID_EXT_PDCM (1 << 15)
|
|---|
| 398 | #define CPUID_EXT_DCA (1 << 18)
|
|---|
| 399 | #define CPUID_EXT_SSE41 (1 << 19)
|
|---|
| 400 | #define CPUID_EXT_SSE42 (1 << 20)
|
|---|
| 401 | #define CPUID_EXT_X2APIC (1 << 21)
|
|---|
| 402 | #define CPUID_EXT_MOVBE (1 << 22)
|
|---|
| 403 | #define CPUID_EXT_POPCNT (1 << 23)
|
|---|
| 404 | #define CPUID_EXT_XSAVE (1 << 26)
|
|---|
| 405 | #define CPUID_EXT_OSXSAVE (1 << 27)
|
|---|
| 406 | #define CPUID_EXT_HYPERVISOR (1 << 31)
|
|---|
| 407 |
|
|---|
| 408 | #define CPUID_EXT2_SYSCALL (1 << 11)
|
|---|
| 409 | #define CPUID_EXT2_MP (1 << 19)
|
|---|
| 410 | #define CPUID_EXT2_NX (1 << 20)
|
|---|
| 411 | #define CPUID_EXT2_MMXEXT (1 << 22)
|
|---|
| 412 | #define CPUID_EXT2_FFXSR (1 << 25)
|
|---|
| 413 | #define CPUID_EXT2_PDPE1GB (1 << 26)
|
|---|
| 414 | #define CPUID_EXT2_RDTSCP (1 << 27)
|
|---|
| 415 | #define CPUID_EXT2_LM (1 << 29)
|
|---|
| 416 | #define CPUID_EXT2_3DNOWEXT (1 << 30)
|
|---|
| 417 | #define CPUID_EXT2_3DNOW (1 << 31)
|
|---|
| 418 |
|
|---|
| 419 | #define CPUID_EXT3_LAHF_LM (1 << 0)
|
|---|
| 420 | #define CPUID_EXT3_CMP_LEG (1 << 1)
|
|---|
| 421 | #define CPUID_EXT3_SVM (1 << 2)
|
|---|
| 422 | #define CPUID_EXT3_EXTAPIC (1 << 3)
|
|---|
| 423 | #define CPUID_EXT3_CR8LEG (1 << 4)
|
|---|
| 424 | #define CPUID_EXT3_ABM (1 << 5)
|
|---|
| 425 | #define CPUID_EXT3_SSE4A (1 << 6)
|
|---|
| 426 | #define CPUID_EXT3_MISALIGNSSE (1 << 7)
|
|---|
| 427 | #define CPUID_EXT3_3DNOWPREFETCH (1 << 8)
|
|---|
| 428 | #define CPUID_EXT3_OSVW (1 << 9)
|
|---|
| 429 | #define CPUID_EXT3_IBS (1 << 10)
|
|---|
| 430 | #define CPUID_EXT3_SKINIT (1 << 12)
|
|---|
| 431 |
|
|---|
| 432 | #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */
|
|---|
| 433 | #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */
|
|---|
| 434 | #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */
|
|---|
| 435 |
|
|---|
| 436 | #define CPUID_VENDOR_AMD_1 0x68747541 /* "Auth" */
|
|---|
| 437 | #define CPUID_VENDOR_AMD_2 0x69746e65 /* "enti" */
|
|---|
| 438 | #define CPUID_VENDOR_AMD_3 0x444d4163 /* "cAMD" */
|
|---|
| 439 |
|
|---|
| 440 | #define CPUID_MWAIT_IBE (1 << 1) /* Interrupts can exit capability */
|
|---|
| 441 | #define CPUID_MWAIT_EMX (1 << 0) /* enumeration supported */
|
|---|
| 442 |
|
|---|
| 443 | #define EXCP00_DIVZ 0
|
|---|
| 444 | #define EXCP01_DB 1
|
|---|
| 445 | #define EXCP02_NMI 2
|
|---|
| 446 | #define EXCP03_INT3 3
|
|---|
| 447 | #define EXCP04_INTO 4
|
|---|
| 448 | #define EXCP05_BOUND 5
|
|---|
| 449 | #define EXCP06_ILLOP 6
|
|---|
| 450 | #define EXCP07_PREX 7
|
|---|
| 451 | #define EXCP08_DBLE 8
|
|---|
| 452 | #define EXCP09_XERR 9
|
|---|
| 453 | #define EXCP0A_TSS 10
|
|---|
| 454 | #define EXCP0B_NOSEG 11
|
|---|
| 455 | #define EXCP0C_STACK 12
|
|---|
| 456 | #define EXCP0D_GPF 13
|
|---|
| 457 | #define EXCP0E_PAGE 14
|
|---|
| 458 | #define EXCP10_COPR 16
|
|---|
| 459 | #define EXCP11_ALGN 17
|
|---|
| 460 | #define EXCP12_MCHK 18
|
|---|
| 461 |
|
|---|
| 462 | #define EXCP_SYSCALL 0x100 /* only happens in user only emulation
|
|---|
| 463 | for syscall instruction */
|
|---|
| 464 |
|
|---|
| 465 | enum {
|
|---|
| 466 | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
|
|---|
| 467 | CC_OP_EFLAGS, /* all cc are explicitly computed, CC_SRC = flags */
|
|---|
| 468 |
|
|---|
| 469 | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
|
|---|
| 470 | CC_OP_MULW,
|
|---|
| 471 | CC_OP_MULL,
|
|---|
| 472 | CC_OP_MULQ,
|
|---|
| 473 |
|
|---|
| 474 | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|---|
| 475 | CC_OP_ADDW,
|
|---|
| 476 | CC_OP_ADDL,
|
|---|
| 477 | CC_OP_ADDQ,
|
|---|
| 478 |
|
|---|
| 479 | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|---|
| 480 | CC_OP_ADCW,
|
|---|
| 481 | CC_OP_ADCL,
|
|---|
| 482 | CC_OP_ADCQ,
|
|---|
| 483 |
|
|---|
| 484 | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|---|
| 485 | CC_OP_SUBW,
|
|---|
| 486 | CC_OP_SUBL,
|
|---|
| 487 | CC_OP_SUBQ,
|
|---|
| 488 |
|
|---|
| 489 | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
|---|
| 490 | CC_OP_SBBW,
|
|---|
| 491 | CC_OP_SBBL,
|
|---|
| 492 | CC_OP_SBBQ,
|
|---|
| 493 |
|
|---|
| 494 | CC_OP_LOGICB, /* modify all flags, CC_DST = res */
|
|---|
| 495 | CC_OP_LOGICW,
|
|---|
| 496 | CC_OP_LOGICL,
|
|---|
| 497 | CC_OP_LOGICQ,
|
|---|
| 498 |
|
|---|
| 499 | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
|---|
| 500 | CC_OP_INCW,
|
|---|
| 501 | CC_OP_INCL,
|
|---|
| 502 | CC_OP_INCQ,
|
|---|
| 503 |
|
|---|
| 504 | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
|---|
| 505 | CC_OP_DECW,
|
|---|
| 506 | CC_OP_DECL,
|
|---|
| 507 | CC_OP_DECQ,
|
|---|
| 508 |
|
|---|
| 509 | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
|
|---|
| 510 | CC_OP_SHLW,
|
|---|
| 511 | CC_OP_SHLL,
|
|---|
| 512 | CC_OP_SHLQ,
|
|---|
| 513 |
|
|---|
| 514 | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
|---|
| 515 | CC_OP_SARW,
|
|---|
| 516 | CC_OP_SARL,
|
|---|
| 517 | CC_OP_SARQ,
|
|---|
| 518 |
|
|---|
| 519 | CC_OP_NB,
|
|---|
| 520 | };
|
|---|
| 521 |
|
|---|
| 522 | #ifdef FLOATX80
|
|---|
| 523 | #define USE_X86LDOUBLE
|
|---|
| 524 | #endif
|
|---|
| 525 |
|
|---|
| 526 | #ifdef USE_X86LDOUBLE
|
|---|
| 527 | typedef floatx80 CPU86_LDouble;
|
|---|
| 528 | #else
|
|---|
| 529 | typedef float64 CPU86_LDouble;
|
|---|
| 530 | #endif
|
|---|
| 531 |
|
|---|
| 532 | typedef struct SegmentCache {
|
|---|
| 533 | uint32_t selector;
|
|---|
| 534 | target_ulong base;
|
|---|
| 535 | uint32_t limit;
|
|---|
| 536 | uint32_t flags;
|
|---|
| 537 | #ifdef VBOX
|
|---|
| 538 | /** The new selector is saved here when we are unable to sync it before invoking the recompiled code. */
|
|---|
| 539 | uint32_t newselector;
|
|---|
| 540 | #endif
|
|---|
| 541 | } SegmentCache;
|
|---|
| 542 |
|
|---|
| 543 | typedef union {
|
|---|
| 544 | uint8_t _b[16];
|
|---|
| 545 | uint16_t _w[8];
|
|---|
| 546 | uint32_t _l[4];
|
|---|
| 547 | uint64_t _q[2];
|
|---|
| 548 | float32 _s[4];
|
|---|
| 549 | float64 _d[2];
|
|---|
| 550 | } XMMReg;
|
|---|
| 551 |
|
|---|
| 552 | typedef union {
|
|---|
| 553 | uint8_t _b[8];
|
|---|
| 554 | uint16_t _w[4];
|
|---|
| 555 | uint32_t _l[2];
|
|---|
| 556 | float32 _s[2];
|
|---|
| 557 | uint64_t q;
|
|---|
| 558 | } MMXReg;
|
|---|
| 559 |
|
|---|
| 560 | #ifdef HOST_WORDS_BIGENDIAN
|
|---|
| 561 | #define XMM_B(n) _b[15 - (n)]
|
|---|
| 562 | #define XMM_W(n) _w[7 - (n)]
|
|---|
| 563 | #define XMM_L(n) _l[3 - (n)]
|
|---|
| 564 | #define XMM_S(n) _s[3 - (n)]
|
|---|
| 565 | #define XMM_Q(n) _q[1 - (n)]
|
|---|
| 566 | #define XMM_D(n) _d[1 - (n)]
|
|---|
| 567 |
|
|---|
| 568 | #define MMX_B(n) _b[7 - (n)]
|
|---|
| 569 | #define MMX_W(n) _w[3 - (n)]
|
|---|
| 570 | #define MMX_L(n) _l[1 - (n)]
|
|---|
| 571 | #define MMX_S(n) _s[1 - (n)]
|
|---|
| 572 | #else
|
|---|
| 573 | #define XMM_B(n) _b[n]
|
|---|
| 574 | #define XMM_W(n) _w[n]
|
|---|
| 575 | #define XMM_L(n) _l[n]
|
|---|
| 576 | #define XMM_S(n) _s[n]
|
|---|
| 577 | #define XMM_Q(n) _q[n]
|
|---|
| 578 | #define XMM_D(n) _d[n]
|
|---|
| 579 |
|
|---|
| 580 | #define MMX_B(n) _b[n]
|
|---|
| 581 | #define MMX_W(n) _w[n]
|
|---|
| 582 | #define MMX_L(n) _l[n]
|
|---|
| 583 | #define MMX_S(n) _s[n]
|
|---|
| 584 | #endif
|
|---|
| 585 | #define MMX_Q(n) q
|
|---|
| 586 |
|
|---|
| 587 | typedef union {
|
|---|
| 588 | #ifdef USE_X86LDOUBLE
|
|---|
| 589 | CPU86_LDouble d __attribute__((aligned(16)));
|
|---|
| 590 | #else
|
|---|
| 591 | CPU86_LDouble d;
|
|---|
| 592 | #endif
|
|---|
| 593 | MMXReg mmx;
|
|---|
| 594 | } FPReg;
|
|---|
| 595 |
|
|---|
| 596 | typedef struct {
|
|---|
| 597 | uint64_t base;
|
|---|
| 598 | uint64_t mask;
|
|---|
| 599 | } MTRRVar;
|
|---|
| 600 |
|
|---|
| 601 | #define CPU_NB_REGS64 16
|
|---|
| 602 | #define CPU_NB_REGS32 8
|
|---|
| 603 |
|
|---|
| 604 | #ifdef TARGET_X86_64
|
|---|
| 605 | #define CPU_NB_REGS CPU_NB_REGS64
|
|---|
| 606 | #else
|
|---|
| 607 | #define CPU_NB_REGS CPU_NB_REGS32
|
|---|
| 608 | #endif
|
|---|
| 609 |
|
|---|
| 610 | #define NB_MMU_MODES 2
|
|---|
| 611 |
|
|---|
| 612 | typedef struct CPUX86State {
|
|---|
| 613 | /* standard registers */
|
|---|
| 614 | target_ulong regs[CPU_NB_REGS];
|
|---|
| 615 | target_ulong eip;
|
|---|
| 616 | target_ulong eflags; /* eflags register. During CPU emulation, CC
|
|---|
| 617 | flags and DF are set to zero because they are
|
|---|
| 618 | stored elsewhere */
|
|---|
| 619 |
|
|---|
| 620 | /* emulator internal eflags handling */
|
|---|
| 621 | target_ulong cc_src;
|
|---|
| 622 | target_ulong cc_dst;
|
|---|
| 623 | uint32_t cc_op;
|
|---|
| 624 | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
|---|
| 625 | uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
|
|---|
| 626 | are known at translation time. */
|
|---|
| 627 | uint32_t hflags2; /* various other flags, see HF2_xxx constants. */
|
|---|
| 628 |
|
|---|
| 629 | /* segments */
|
|---|
| 630 | SegmentCache segs[6]; /* selector values */
|
|---|
| 631 | SegmentCache ldt;
|
|---|
| 632 | SegmentCache tr;
|
|---|
| 633 | SegmentCache gdt; /* only base and limit are used */
|
|---|
| 634 | SegmentCache idt; /* only base and limit are used */
|
|---|
| 635 |
|
|---|
| 636 | target_ulong cr[5]; /* NOTE: cr1 is unused */
|
|---|
| 637 | int32_t a20_mask;
|
|---|
| 638 |
|
|---|
| 639 | /* FPU state */
|
|---|
| 640 | unsigned int fpstt; /* top of stack index */
|
|---|
| 641 | uint16_t fpus;
|
|---|
| 642 | uint16_t fpuc;
|
|---|
| 643 | uint8_t fptags[8]; /* 0 = valid, 1 = empty */
|
|---|
| 644 | FPReg fpregs[8];
|
|---|
| 645 |
|
|---|
| 646 | /* emulator internal variables */
|
|---|
| 647 | float_status fp_status;
|
|---|
| 648 | #ifdef VBOX
|
|---|
| 649 | uint32_t alignment3[3]; /* force the long double to start a 16 byte line. */
|
|---|
| 650 | #endif
|
|---|
| 651 | CPU86_LDouble ft0;
|
|---|
| 652 | #if defined(VBOX) && defined(RT_ARCH_X86) && !defined(RT_OS_DARWIN)
|
|---|
| 653 | uint32_t alignment4; /* long double is 12 byte, pad it to 16. */
|
|---|
| 654 | #endif
|
|---|
| 655 |
|
|---|
| 656 | float_status mmx_status; /* for 3DNow! float ops */
|
|---|
| 657 | float_status sse_status;
|
|---|
| 658 | uint32_t mxcsr;
|
|---|
| 659 | XMMReg xmm_regs[CPU_NB_REGS];
|
|---|
| 660 | XMMReg xmm_t0;
|
|---|
| 661 | MMXReg mmx_t0;
|
|---|
| 662 | target_ulong cc_tmp; /* temporary for rcr/rcl */
|
|---|
| 663 |
|
|---|
| 664 | /* sysenter registers */
|
|---|
| 665 | uint32_t sysenter_cs;
|
|---|
| 666 | #ifdef VBOX
|
|---|
| 667 | uint32_t alignment0;
|
|---|
| 668 | #endif
|
|---|
| 669 | target_ulong sysenter_esp;
|
|---|
| 670 | target_ulong sysenter_eip;
|
|---|
| 671 | uint64_t efer;
|
|---|
| 672 | uint64_t star;
|
|---|
| 673 |
|
|---|
| 674 | uint64_t vm_hsave;
|
|---|
| 675 | uint64_t vm_vmcb;
|
|---|
| 676 | uint64_t tsc_offset;
|
|---|
| 677 | uint64_t intercept;
|
|---|
| 678 | uint16_t intercept_cr_read;
|
|---|
| 679 | uint16_t intercept_cr_write;
|
|---|
| 680 | uint16_t intercept_dr_read;
|
|---|
| 681 | uint16_t intercept_dr_write;
|
|---|
| 682 | uint32_t intercept_exceptions;
|
|---|
| 683 | uint8_t v_tpr;
|
|---|
| 684 |
|
|---|
| 685 | #ifdef TARGET_X86_64
|
|---|
| 686 | target_ulong lstar;
|
|---|
| 687 | target_ulong cstar;
|
|---|
| 688 | target_ulong fmask;
|
|---|
| 689 | target_ulong kernelgsbase;
|
|---|
| 690 | #endif
|
|---|
| 691 | uint64_t system_time_msr;
|
|---|
| 692 | uint64_t wall_clock_msr;
|
|---|
| 693 |
|
|---|
| 694 | uint64_t tsc;
|
|---|
| 695 |
|
|---|
| 696 | uint64_t pat;
|
|---|
| 697 |
|
|---|
| 698 | /* exception/interrupt handling */
|
|---|
| 699 | int error_code;
|
|---|
| 700 | int exception_is_int;
|
|---|
| 701 | target_ulong exception_next_eip;
|
|---|
| 702 | target_ulong dr[8]; /* debug registers */
|
|---|
| 703 | union {
|
|---|
| 704 | CPUBreakpoint *cpu_breakpoint[4];
|
|---|
| 705 | CPUWatchpoint *cpu_watchpoint[4];
|
|---|
| 706 | }; /* break/watchpoints for dr[0..3] */
|
|---|
| 707 | uint32_t smbase;
|
|---|
| 708 | int old_exception; /* exception in flight */
|
|---|
| 709 |
|
|---|
| 710 | CPU_COMMON
|
|---|
| 711 |
|
|---|
| 712 | #ifdef VBOX
|
|---|
| 713 | /** cpu state flags. (see defines below) */
|
|---|
| 714 | uint32_t state;
|
|---|
| 715 | /** The VM handle. */
|
|---|
| 716 | PVM pVM;
|
|---|
| 717 | /** The VMCPU handle. */
|
|---|
| 718 | PVMCPU pVCpu;
|
|---|
| 719 | /** code buffer for instruction emulation */
|
|---|
| 720 | void *pvCodeBuffer;
|
|---|
| 721 | /** code buffer size */
|
|---|
| 722 | uint32_t cbCodeBuffer;
|
|---|
| 723 | #endif /* VBOX */
|
|---|
| 724 |
|
|---|
| 725 | /* processor features (e.g. for CPUID insn) */
|
|---|
| 726 | #ifndef VBOX /* remR3CpuId deals with these */
|
|---|
| 727 | uint32_t cpuid_level;
|
|---|
| 728 | uint32_t cpuid_vendor1;
|
|---|
| 729 | uint32_t cpuid_vendor2;
|
|---|
| 730 | uint32_t cpuid_vendor3;
|
|---|
| 731 | uint32_t cpuid_version;
|
|---|
| 732 | #endif /* !VBOX */
|
|---|
| 733 | uint32_t cpuid_features;
|
|---|
| 734 | uint32_t cpuid_ext_features;
|
|---|
| 735 | #ifndef VBOX
|
|---|
| 736 | uint32_t cpuid_xlevel;
|
|---|
| 737 | uint32_t cpuid_model[12];
|
|---|
| 738 | #endif /* !VBOX */
|
|---|
| 739 | uint32_t cpuid_ext2_features;
|
|---|
| 740 | uint32_t cpuid_ext3_features;
|
|---|
| 741 | uint32_t cpuid_apic_id;
|
|---|
| 742 | #ifndef VBOX
|
|---|
| 743 | int cpuid_vendor_override;
|
|---|
| 744 |
|
|---|
| 745 | /* MTRRs */
|
|---|
| 746 | uint64_t mtrr_fixed[11];
|
|---|
| 747 | uint64_t mtrr_deftype;
|
|---|
| 748 | MTRRVar mtrr_var[8];
|
|---|
| 749 |
|
|---|
| 750 | /* For KVM */
|
|---|
| 751 | uint32_t mp_state;
|
|---|
| 752 | int32_t exception_injected;
|
|---|
| 753 | int32_t interrupt_injected;
|
|---|
| 754 | uint8_t soft_interrupt;
|
|---|
| 755 | uint8_t nmi_injected;
|
|---|
| 756 | uint8_t nmi_pending;
|
|---|
| 757 | uint8_t has_error_code;
|
|---|
| 758 | uint32_t sipi_vector;
|
|---|
| 759 |
|
|---|
| 760 | uint32_t cpuid_kvm_features;
|
|---|
| 761 |
|
|---|
| 762 | /* in order to simplify APIC support, we leave this pointer to the
|
|---|
| 763 | user */
|
|---|
| 764 | struct DeviceState *apic_state;
|
|---|
| 765 |
|
|---|
| 766 | uint64 mcg_cap;
|
|---|
| 767 | uint64 mcg_status;
|
|---|
| 768 | uint64 mcg_ctl;
|
|---|
| 769 | uint64 mce_banks[MCE_BANKS_DEF*4];
|
|---|
| 770 |
|
|---|
| 771 | uint64_t tsc_aux;
|
|---|
| 772 |
|
|---|
| 773 | /* vmstate */
|
|---|
| 774 | uint16_t fpus_vmstate;
|
|---|
| 775 | uint16_t fptag_vmstate;
|
|---|
| 776 | uint16_t fpregs_format_vmstate;
|
|---|
| 777 |
|
|---|
| 778 | uint64_t xstate_bv;
|
|---|
| 779 | XMMReg ymmh_regs[CPU_NB_REGS];
|
|---|
| 780 |
|
|---|
| 781 | uint64_t xcr0;
|
|---|
| 782 | #else /* VBOX */
|
|---|
| 783 |
|
|---|
| 784 | /** Alignment padding. */
|
|---|
| 785 | # if HC_ARCH_BITS == 64 \
|
|---|
| 786 | || (HC_ARHC_BITS == 32 && !defined(VBOX_ENABLE_VBOXREM64) && !defined(RT_OS_WINDOWS))
|
|---|
| 787 | uint32_t alignment2[1];
|
|---|
| 788 | # endif
|
|---|
| 789 |
|
|---|
| 790 | /** Profiling tb_flush. */
|
|---|
| 791 | STAMPROFILE StatTbFlush;
|
|---|
| 792 |
|
|---|
| 793 | /** Addends for HVA -> GPA translations. */
|
|---|
| 794 | target_phys_addr_t phys_addends[NB_MMU_MODES][CPU_TLB_SIZE];
|
|---|
| 795 | #endif /* VBOX */
|
|---|
| 796 | } CPUX86State;
|
|---|
| 797 |
|
|---|
| 798 | #ifdef VBOX
|
|---|
| 799 |
|
|---|
| 800 | /* Version 1.6 structure; just for loading the old saved state */
|
|---|
| 801 | typedef struct SegmentCache_Ver16 {
|
|---|
| 802 | uint32_t selector;
|
|---|
| 803 | uint32_t base;
|
|---|
| 804 | uint32_t limit;
|
|---|
| 805 | uint32_t flags;
|
|---|
| 806 | /** The new selector is saved here when we are unable to sync it before invoking the recompiled code. */
|
|---|
| 807 | uint32_t newselector;
|
|---|
| 808 | } SegmentCache_Ver16;
|
|---|
| 809 |
|
|---|
| 810 | # define CPU_NB_REGS_VER16 8
|
|---|
| 811 |
|
|---|
| 812 | /* Version 1.6 structure; just for loading the old saved state */
|
|---|
| 813 | typedef struct CPUX86State_Ver16 {
|
|---|
| 814 | # if TARGET_LONG_BITS > HOST_LONG_BITS
|
|---|
| 815 | /* temporaries if we cannot store them in host registers */
|
|---|
| 816 | uint32_t t0, t1, t2;
|
|---|
| 817 | # endif
|
|---|
| 818 |
|
|---|
| 819 | /* standard registers */
|
|---|
| 820 | uint32_t regs[CPU_NB_REGS_VER16];
|
|---|
| 821 | uint32_t eip;
|
|---|
| 822 | uint32_t eflags; /* eflags register. During CPU emulation, CC
|
|---|
| 823 | flags and DF are set to zero because they are
|
|---|
| 824 | stored elsewhere */
|
|---|
| 825 |
|
|---|
| 826 | /* emulator internal eflags handling */
|
|---|
| 827 | uint32_t cc_src;
|
|---|
| 828 | uint32_t cc_dst;
|
|---|
| 829 | uint32_t cc_op;
|
|---|
| 830 | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
|---|
| 831 | uint32_t hflags; /* hidden flags, see HF_xxx constants */
|
|---|
| 832 |
|
|---|
| 833 | /* segments */
|
|---|
| 834 | SegmentCache_Ver16 segs[6]; /* selector values */
|
|---|
| 835 | SegmentCache_Ver16 ldt;
|
|---|
| 836 | SegmentCache_Ver16 tr;
|
|---|
| 837 | SegmentCache_Ver16 gdt; /* only base and limit are used */
|
|---|
| 838 | SegmentCache_Ver16 idt; /* only base and limit are used */
|
|---|
| 839 |
|
|---|
| 840 | uint32_t cr[5]; /* NOTE: cr1 is unused */
|
|---|
| 841 | uint32_t a20_mask;
|
|---|
| 842 |
|
|---|
| 843 | /* FPU state */
|
|---|
| 844 | unsigned int fpstt; /* top of stack index */
|
|---|
| 845 | unsigned int fpus;
|
|---|
| 846 | unsigned int fpuc;
|
|---|
| 847 | uint8_t fptags[8]; /* 0 = valid, 1 = empty */
|
|---|
| 848 | union {
|
|---|
| 849 | # ifdef USE_X86LDOUBLE
|
|---|
| 850 | CPU86_LDouble d __attribute__((aligned(16)));
|
|---|
| 851 | # else
|
|---|
| 852 | CPU86_LDouble d;
|
|---|
| 853 | # endif
|
|---|
| 854 | MMXReg mmx;
|
|---|
| 855 | } fpregs[8];
|
|---|
| 856 |
|
|---|
| 857 | /* emulator internal variables */
|
|---|
| 858 | float_status fp_status;
|
|---|
| 859 | # ifdef VBOX
|
|---|
| 860 | uint32_t alignment3[3]; /* force the long double to start a 16 byte line. */
|
|---|
| 861 | # endif
|
|---|
| 862 | CPU86_LDouble ft0;
|
|---|
| 863 | # if defined(VBOX) && defined(RT_ARCH_X86) && !defined(RT_OS_DARWIN)
|
|---|
| 864 | uint32_t alignment4; /* long double is 12 byte, pad it to 16. */
|
|---|
| 865 | # endif
|
|---|
| 866 | union {
|
|---|
| 867 | float f;
|
|---|
| 868 | double d;
|
|---|
| 869 | int i32;
|
|---|
| 870 | int64_t i64;
|
|---|
| 871 | } fp_convert;
|
|---|
| 872 |
|
|---|
| 873 | float_status sse_status;
|
|---|
| 874 | uint32_t mxcsr;
|
|---|
| 875 | XMMReg xmm_regs[CPU_NB_REGS_VER16];
|
|---|
| 876 | XMMReg xmm_t0;
|
|---|
| 877 | MMXReg mmx_t0;
|
|---|
| 878 |
|
|---|
| 879 | /* sysenter registers */
|
|---|
| 880 | uint32_t sysenter_cs;
|
|---|
| 881 | uint32_t sysenter_esp;
|
|---|
| 882 | uint32_t sysenter_eip;
|
|---|
| 883 | # ifdef VBOX
|
|---|
| 884 | uint32_t alignment0;
|
|---|
| 885 | # endif
|
|---|
| 886 | uint64_t efer;
|
|---|
| 887 | uint64_t star;
|
|---|
| 888 |
|
|---|
| 889 | uint64_t pat;
|
|---|
| 890 |
|
|---|
| 891 | /* temporary data for USE_CODE_COPY mode */
|
|---|
| 892 | # ifdef USE_CODE_COPY
|
|---|
| 893 | uint32_t tmp0;
|
|---|
| 894 | uint32_t saved_esp;
|
|---|
| 895 | int native_fp_regs; /* if true, the FPU state is in the native CPU regs */
|
|---|
| 896 | # endif
|
|---|
| 897 |
|
|---|
| 898 | /* exception/interrupt handling */
|
|---|
| 899 | jmp_buf jmp_env;
|
|---|
| 900 | } CPUX86State_Ver16;
|
|---|
| 901 |
|
|---|
| 902 | /** CPUX86State state flags
|
|---|
| 903 | * @{ */
|
|---|
| 904 | # define CPU_RAW_RING0 0x0002 /* Set after first time RawR0 is executed, never cleared. */
|
|---|
| 905 | # define CPU_EMULATE_SINGLE_INSTR 0x0040 /* Execute a single instruction in emulation mode */
|
|---|
| 906 | # define CPU_EMULATE_SINGLE_STEP 0x0080 /* go into single step mode */
|
|---|
| 907 | # define CPU_RAW_HWACC 0x0100 /* Set after first time HWACC is executed, never cleared. */
|
|---|
| 908 | /** @} */
|
|---|
| 909 | #endif /* !VBOX */
|
|---|
| 910 |
|
|---|
| 911 | #ifdef VBOX
|
|---|
| 912 | CPUX86State *cpu_x86_init(CPUX86State *env, const char *cpu_model);
|
|---|
| 913 | #else /* !VBOX */
|
|---|
| 914 | CPUX86State *cpu_x86_init(const char *cpu_model);
|
|---|
| 915 | #endif /* !VBOX */
|
|---|
| 916 | int cpu_x86_exec(CPUX86State *s);
|
|---|
| 917 | void cpu_x86_close(CPUX86State *s);
|
|---|
| 918 | void x86_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...),
|
|---|
| 919 | const char *optarg);
|
|---|
| 920 | void x86_cpudef_setup(void);
|
|---|
| 921 |
|
|---|
| 922 | int cpu_get_pic_interrupt(CPUX86State *s);
|
|---|
| 923 | /* MSDOS compatibility mode FPU exception support */
|
|---|
| 924 | void cpu_set_ferr(CPUX86State *s);
|
|---|
| 925 |
|
|---|
| 926 | /* this function must always be used to load data in the segment
|
|---|
| 927 | cache: it synchronizes the hflags with the segment cache values */
|
|---|
| 928 | static inline void cpu_x86_load_seg_cache(CPUX86State *env,
|
|---|
| 929 | int seg_reg, unsigned int selector,
|
|---|
| 930 | target_ulong base,
|
|---|
| 931 | unsigned int limit,
|
|---|
| 932 | unsigned int flags)
|
|---|
| 933 | {
|
|---|
| 934 | SegmentCache *sc;
|
|---|
| 935 | unsigned int new_hflags;
|
|---|
| 936 |
|
|---|
| 937 | sc = &env->segs[seg_reg];
|
|---|
| 938 | sc->selector = selector;
|
|---|
| 939 | sc->base = base;
|
|---|
| 940 | sc->limit = limit;
|
|---|
| 941 | sc->flags = flags;
|
|---|
| 942 | #ifdef VBOX
|
|---|
| 943 | sc->newselector = 0;
|
|---|
| 944 | #endif
|
|---|
| 945 |
|
|---|
| 946 | /* update the hidden flags */
|
|---|
| 947 | {
|
|---|
| 948 | if (seg_reg == R_CS) {
|
|---|
| 949 | #ifdef TARGET_X86_64
|
|---|
| 950 | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
|
|---|
| 951 | /* long mode */
|
|---|
| 952 | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
|
|---|
| 953 | env->hflags &= ~(HF_ADDSEG_MASK);
|
|---|
| 954 | } else
|
|---|
| 955 | #endif
|
|---|
| 956 | {
|
|---|
| 957 | /* legacy / compatibility case */
|
|---|
| 958 | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK)
|
|---|
| 959 | >> (DESC_B_SHIFT - HF_CS32_SHIFT);
|
|---|
| 960 | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) |
|
|---|
| 961 | new_hflags;
|
|---|
| 962 | }
|
|---|
| 963 | }
|
|---|
| 964 | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK)
|
|---|
| 965 | >> (DESC_B_SHIFT - HF_SS32_SHIFT);
|
|---|
| 966 | if (env->hflags & HF_CS64_MASK) {
|
|---|
| 967 | /* zero base assumed for DS, ES and SS in long mode */
|
|---|
| 968 | } else if (!(env->cr[0] & CR0_PE_MASK) ||
|
|---|
| 969 | (env->eflags & VM_MASK) ||
|
|---|
| 970 | !(env->hflags & HF_CS32_MASK)) {
|
|---|
| 971 | /* XXX: try to avoid this test. The problem comes from the
|
|---|
| 972 | fact that is real mode or vm86 mode we only modify the
|
|---|
| 973 | 'base' and 'selector' fields of the segment cache to go
|
|---|
| 974 | faster. A solution may be to force addseg to one in
|
|---|
| 975 | translate-i386.c. */
|
|---|
| 976 | new_hflags |= HF_ADDSEG_MASK;
|
|---|
| 977 | } else {
|
|---|
| 978 | new_hflags |= ((env->segs[R_DS].base |
|
|---|
| 979 | env->segs[R_ES].base |
|
|---|
| 980 | env->segs[R_SS].base) != 0) <<
|
|---|
| 981 | HF_ADDSEG_SHIFT;
|
|---|
| 982 | }
|
|---|
| 983 | env->hflags = (env->hflags &
|
|---|
| 984 | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags;
|
|---|
| 985 | }
|
|---|
| 986 | }
|
|---|
| 987 |
|
|---|
| 988 | static inline void cpu_x86_load_seg_cache_sipi(CPUX86State *env,
|
|---|
| 989 | int sipi_vector)
|
|---|
| 990 | {
|
|---|
| 991 | env->eip = 0;
|
|---|
| 992 | cpu_x86_load_seg_cache(env, R_CS, sipi_vector << 8,
|
|---|
| 993 | sipi_vector << 12,
|
|---|
| 994 | env->segs[R_CS].limit,
|
|---|
| 995 | env->segs[R_CS].flags);
|
|---|
| 996 | env->halted = 0;
|
|---|
| 997 | }
|
|---|
| 998 |
|
|---|
| 999 | int cpu_x86_get_descr_debug(CPUX86State *env, unsigned int selector,
|
|---|
| 1000 | target_ulong *base, unsigned int *limit,
|
|---|
| 1001 | unsigned int *flags);
|
|---|
| 1002 |
|
|---|
| 1003 | /* wrapper, just in case memory mappings must be changed */
|
|---|
| 1004 | static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl)
|
|---|
| 1005 | {
|
|---|
| 1006 | #if HF_CPL_MASK == 3
|
|---|
| 1007 | s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl;
|
|---|
| 1008 | #else
|
|---|
| 1009 | #error HF_CPL_MASK is hardcoded
|
|---|
| 1010 | #endif
|
|---|
| 1011 | }
|
|---|
| 1012 |
|
|---|
| 1013 | /* op_helper.c */
|
|---|
| 1014 | /* used for debug or cpu save/restore */
|
|---|
| 1015 | void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, CPU86_LDouble f);
|
|---|
| 1016 | CPU86_LDouble cpu_set_fp80(uint64_t mant, uint16_t upper);
|
|---|
| 1017 |
|
|---|
| 1018 | /* cpu-exec.c */
|
|---|
| 1019 | /* the following helpers are only usable in user mode simulation as
|
|---|
| 1020 | they can trigger unexpected exceptions */
|
|---|
| 1021 | void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector);
|
|---|
| 1022 | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32);
|
|---|
| 1023 | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32);
|
|---|
| 1024 |
|
|---|
| 1025 | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
|---|
| 1026 | signal handlers to inform the virtual CPU of exceptions. non zero
|
|---|
| 1027 | is returned if the signal was handled by the virtual CPU. */
|
|---|
| 1028 | int cpu_x86_signal_handler(int host_signum, void *pinfo,
|
|---|
| 1029 | void *puc);
|
|---|
| 1030 |
|
|---|
| 1031 | /* cpuid.c */
|
|---|
| 1032 | void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
|
|---|
| 1033 | uint32_t *eax, uint32_t *ebx,
|
|---|
| 1034 | uint32_t *ecx, uint32_t *edx);
|
|---|
| 1035 | int cpu_x86_register (CPUX86State *env, const char *cpu_model);
|
|---|
| 1036 | void cpu_clear_apic_feature(CPUX86State *env);
|
|---|
| 1037 |
|
|---|
| 1038 | /* helper.c */
|
|---|
| 1039 | int cpu_x86_handle_mmu_fault(CPUX86State *env, target_ulong addr,
|
|---|
| 1040 | int is_write, int mmu_idx, int is_softmmu);
|
|---|
| 1041 | #define cpu_handle_mmu_fault cpu_x86_handle_mmu_fault
|
|---|
| 1042 | void cpu_x86_set_a20(CPUX86State *env, int a20_state);
|
|---|
| 1043 |
|
|---|
| 1044 | static inline int hw_breakpoint_enabled(unsigned long dr7, int index)
|
|---|
| 1045 | {
|
|---|
| 1046 | return (dr7 >> (index * 2)) & 3;
|
|---|
| 1047 | }
|
|---|
| 1048 |
|
|---|
| 1049 | static inline int hw_breakpoint_type(unsigned long dr7, int index)
|
|---|
| 1050 | {
|
|---|
| 1051 | return (dr7 >> (DR7_TYPE_SHIFT + (index * 4))) & 3;
|
|---|
| 1052 | }
|
|---|
| 1053 |
|
|---|
| 1054 | static inline int hw_breakpoint_len(unsigned long dr7, int index)
|
|---|
| 1055 | {
|
|---|
| 1056 | int len = ((dr7 >> (DR7_LEN_SHIFT + (index * 4))) & 3);
|
|---|
| 1057 | return (len == 2) ? 8 : len + 1;
|
|---|
| 1058 | }
|
|---|
| 1059 |
|
|---|
| 1060 | void hw_breakpoint_insert(CPUX86State *env, int index);
|
|---|
| 1061 | void hw_breakpoint_remove(CPUX86State *env, int index);
|
|---|
| 1062 | int check_hw_breakpoints(CPUX86State *env, int force_dr6_update);
|
|---|
| 1063 |
|
|---|
| 1064 | /* will be suppressed */
|
|---|
| 1065 | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
|
|---|
| 1066 | void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3);
|
|---|
| 1067 | void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4);
|
|---|
| 1068 |
|
|---|
| 1069 | /* hw/pc.c */
|
|---|
| 1070 | void cpu_smm_update(CPUX86State *env);
|
|---|
| 1071 | uint64_t cpu_get_tsc(CPUX86State *env);
|
|---|
| 1072 |
|
|---|
| 1073 | /* used to debug */
|
|---|
| 1074 | #define X86_DUMP_FPU 0x0001 /* dump FPU state too */
|
|---|
| 1075 | #define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */
|
|---|
| 1076 |
|
|---|
| 1077 | #ifdef VBOX
|
|---|
| 1078 | int cpu_rdmsr(CPUX86State *env, uint32_t idMsr, uint64_t *puValue);
|
|---|
| 1079 | int cpu_wrmsr(CPUX86State *env, uint32_t idMsr, uint64_t uValue);
|
|---|
| 1080 | void cpu_trap_raw(CPUX86State *env1);
|
|---|
| 1081 |
|
|---|
| 1082 | /* in helper.c */
|
|---|
| 1083 | uint8_t read_byte(CPUX86State *env1, target_ulong addr);
|
|---|
| 1084 | uint16_t read_word(CPUX86State *env1, target_ulong addr);
|
|---|
| 1085 | void write_byte(CPUX86State *env1, target_ulong addr, uint8_t val);
|
|---|
| 1086 | uint32_t read_dword(CPUX86State *env1, target_ulong addr);
|
|---|
| 1087 | void write_word(CPUX86State *env1, target_ulong addr, uint16_t val);
|
|---|
| 1088 | void write_dword(CPUX86State *env1, target_ulong addr, uint32_t val);
|
|---|
| 1089 | /* in helper.c */
|
|---|
| 1090 | int emulate_single_instr(CPUX86State *env1);
|
|---|
| 1091 | int get_ss_esp_from_tss_raw(CPUX86State *env1, uint32_t *ss_ptr, uint32_t *esp_ptr, int dpl);
|
|---|
| 1092 |
|
|---|
| 1093 | void restore_raw_fp_state(CPUX86State *env, uint8_t *ptr);
|
|---|
| 1094 | void save_raw_fp_state(CPUX86State *env, uint8_t *ptr);
|
|---|
| 1095 | #endif /* VBOX */
|
|---|
| 1096 |
|
|---|
| 1097 | #define TARGET_PAGE_BITS 12
|
|---|
| 1098 |
|
|---|
| 1099 | #ifdef TARGET_X86_64
|
|---|
| 1100 | #define TARGET_PHYS_ADDR_SPACE_BITS 52
|
|---|
| 1101 | /* ??? This is really 48 bits, sign-extended, but the only thing
|
|---|
| 1102 | accessible to userland with bit 48 set is the VSYSCALL, and that
|
|---|
| 1103 | is handled via other mechanisms. */
|
|---|
| 1104 | #define TARGET_VIRT_ADDR_SPACE_BITS 47
|
|---|
| 1105 | #else
|
|---|
| 1106 | #define TARGET_PHYS_ADDR_SPACE_BITS 36
|
|---|
| 1107 | #define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|---|
| 1108 | #endif
|
|---|
| 1109 |
|
|---|
| 1110 | #define cpu_init cpu_x86_init
|
|---|
| 1111 | #define cpu_exec cpu_x86_exec
|
|---|
| 1112 | #define cpu_gen_code cpu_x86_gen_code
|
|---|
| 1113 | #define cpu_signal_handler cpu_x86_signal_handler
|
|---|
| 1114 | #define cpu_list_id x86_cpu_list
|
|---|
| 1115 | #define cpudef_setup x86_cpudef_setup
|
|---|
| 1116 |
|
|---|
| 1117 | #define CPU_SAVE_VERSION 12
|
|---|
| 1118 |
|
|---|
| 1119 | /* MMU modes definitions */
|
|---|
| 1120 | #define MMU_MODE0_SUFFIX _kernel
|
|---|
| 1121 | #define MMU_MODE1_SUFFIX _user
|
|---|
| 1122 | #define MMU_USER_IDX 1
|
|---|
| 1123 | static inline int cpu_mmu_index (CPUState *env)
|
|---|
| 1124 | {
|
|---|
| 1125 | return (env->hflags & HF_CPL_MASK) == 3 ? 1 : 0;
|
|---|
| 1126 | }
|
|---|
| 1127 |
|
|---|
| 1128 | /* translate.c */
|
|---|
| 1129 | void optimize_flags_init(void);
|
|---|
| 1130 |
|
|---|
| 1131 | typedef struct CCTable {
|
|---|
| 1132 | int (*compute_all)(void); /* return all the flags */
|
|---|
| 1133 | int (*compute_c)(void); /* return the C flag */
|
|---|
| 1134 | } CCTable;
|
|---|
| 1135 |
|
|---|
| 1136 | #if defined(CONFIG_USER_ONLY)
|
|---|
| 1137 | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
|
|---|
| 1138 | {
|
|---|
| 1139 | if (newsp)
|
|---|
| 1140 | env->regs[R_ESP] = newsp;
|
|---|
| 1141 | env->regs[R_EAX] = 0;
|
|---|
| 1142 | }
|
|---|
| 1143 | #endif
|
|---|
| 1144 |
|
|---|
| 1145 | #include "cpu-all.h"
|
|---|
| 1146 | #include "svm.h"
|
|---|
| 1147 |
|
|---|
| 1148 | #ifndef VBOX
|
|---|
| 1149 | #if !defined(CONFIG_USER_ONLY)
|
|---|
| 1150 | #include "hw/apic.h"
|
|---|
| 1151 | #endif
|
|---|
| 1152 | #else /* VBOX */
|
|---|
| 1153 | extern void cpu_set_apic_tpr(CPUX86State *env, uint8_t val);
|
|---|
| 1154 | extern uint8_t cpu_get_apic_tpr(CPUX86State *env);
|
|---|
| 1155 | extern uint64_t cpu_get_apic_base(CPUX86State *env);
|
|---|
| 1156 | #endif /* VBOX */
|
|---|
| 1157 |
|
|---|
| 1158 | static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
|
|---|
| 1159 | target_ulong *cs_base, int *flags)
|
|---|
| 1160 | {
|
|---|
| 1161 | *cs_base = env->segs[R_CS].base;
|
|---|
| 1162 | *pc = *cs_base + env->eip;
|
|---|
| 1163 | *flags = env->hflags |
|
|---|
| 1164 | (env->eflags & (IOPL_MASK | TF_MASK | RF_MASK | VM_MASK));
|
|---|
| 1165 | }
|
|---|
| 1166 |
|
|---|
| 1167 | #ifndef VBOX
|
|---|
| 1168 | void apic_init_reset(CPUState *env);
|
|---|
| 1169 | void apic_sipi(CPUState *env);
|
|---|
| 1170 | void do_cpu_init(CPUState *env);
|
|---|
| 1171 | void do_cpu_sipi(CPUState *env);
|
|---|
| 1172 | #endif /* !VBOX */
|
|---|
| 1173 | #endif /* CPU_I386_H */
|
|---|
