VirtualBox

source: vbox/trunk/src/recompiler/tcg/x86_64/tcg-target.h@ 32766

Last change on this file since 32766 was 29520, checked in by vboxsync, 15 years ago

fix wrong license headers

  • Property svn:eol-style set to native
File size: 2.3 KB
Line 
1/*
2 * Tiny Code Generator for QEMU
3 *
4 * Copyright (c) 2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25#define TCG_TARGET_X86_64 1
26
27#define TCG_TARGET_REG_BITS 64
28//#define TCG_TARGET_WORDS_BIGENDIAN
29
30#define TCG_TARGET_NB_REGS 16
31
32enum {
33 TCG_REG_RAX = 0,
34 TCG_REG_RCX,
35 TCG_REG_RDX,
36 TCG_REG_RBX,
37 TCG_REG_RSP,
38 TCG_REG_RBP,
39 TCG_REG_RSI,
40 TCG_REG_RDI,
41 TCG_REG_R8,
42 TCG_REG_R9,
43 TCG_REG_R10,
44 TCG_REG_R11,
45 TCG_REG_R12,
46 TCG_REG_R13,
47 TCG_REG_R14,
48 TCG_REG_R15,
49};
50
51#define TCG_CT_CONST_S32 0x100
52#define TCG_CT_CONST_U32 0x200
53
54/* used for function call generation */
55#define TCG_REG_CALL_STACK TCG_REG_RSP
56#define TCG_TARGET_STACK_ALIGN 16
57#define TCG_TARGET_CALL_STACK_OFFSET 0
58
59/* optional instructions */
60#define TCG_TARGET_HAS_bswap_i32
61#define TCG_TARGET_HAS_bswap_i64
62#define TCG_TARGET_HAS_neg_i32
63#define TCG_TARGET_HAS_neg_i64
64#define TCG_TARGET_HAS_ext8s_i32
65#define TCG_TARGET_HAS_ext16s_i32
66#define TCG_TARGET_HAS_ext8s_i64
67#define TCG_TARGET_HAS_ext16s_i64
68#define TCG_TARGET_HAS_ext32s_i64
69
70/* Must be in sync with dyngen register notion, see dyngen-exec.h */
71#define TCG_AREG0 TCG_REG_R14
72#define TCG_AREG1 TCG_REG_R15
73#define TCG_AREG2 TCG_REG_R12
74#define TCG_AREG3 TCG_REG_R13
75
76static inline void flush_icache_range(unsigned long start, unsigned long stop)
77{
78}
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette