VirtualBox

Ignore:
Timestamp:
Mar 23, 2024 2:04:08 AM (8 months ago)
Author:
vboxsync
Message:

ValKit/bs3-cpu-instr-2: update docs on odd rol/ror behaviour. bugref:10376

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/ValidationKit/bootsectors/bs3-cpu-instr-2-gen.cpp

    r104006 r104015  
    568568                                             uSrc1, uSrc2, uResult, fEflOut); \
    569569                            else \
    570                             {   /* Seems that 'rol reg,Ib' (and possibly others) produces different OF results on intel. */ \
     570                            { \
     571                                /* Seems that 'rol reg,Ib' & 'ror reg,Ib' produces different OF results on intel. \
     572                                   Observed on 8700B, 9980HK, 10980xe, 1260p, ++. */ \
    571573                                a_ValueType    uResultIb = 0; \
    572574                                uint32_t const fEflOutIb = a_Entry.a_pfnMemberIb(uSrc1, uSrc2, fEflIn, &uResultIb) \
     
    590592                                                 uResult, (uint16_t)(fEflOut | RT_BIT_32(BS3CPUINSTR2BIN_EFL_CARRY_IN_BIT))); \
    591593                                else \
    592                                 {   /* Seems that 'rol reg,Ib' (and possibly others) produces different OF results on intel. */ \
     594                                { \
     595                                    /* Seems that 'rol reg,Ib' & 'ror reg,Ib' produces different OF results on intel. \
     596                                       Observed on 8700B, 9980HK, 10980xe, 1260p, ++. */ \
    593597                                    a_ValueType    uResultIb = 0; \
    594598                                    uint32_t const fEflOutIb = a_Entry.a_pfnMemberIb(uSrc1, uSrc2, fEflIn | X86_EFL_CF, &uResultIb) \
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette