testcase

Timestamp:

Oct 25, 2024 9:18:06 AM (6 months ago)

Author:

vboxsync

svn:sync-xref-src-repo-rev:

165550

Message:

Disasembler: Decode extr instruction, bugref:10394

File:

trunk/src/VBox/Disassembler/testcase/tstDisasmArmv8-1-asm.S

-              r106679
+              r106680
         bics xzr, xzr, xzr, ROR #63
+        extr wzr, w0, w1, #0
+        extr wzr, w0, w1, #31
+        extr xzr, x0, x1, #0
+        extr xzr, x0, x1, #63
         ; Memory loads
         ldrb w0, [x28]

Note: See TracChangeset for help on using the changeset viewer.