Changeset 1851 in vbox
- Timestamp:
- Apr 1, 2007 9:41:05 PM (18 years ago)
- svn:sync-xref-src-repo-rev:
- 20053
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/VBox/HostDrivers/Support/SUPDRVShared.c
r1850 r1851 4090 4090 /* 4091 4091 * The problem here is that AMD processors with power management features 4092 * may easily end up with different TSCs because the CPUs or even core 4093 * on the same physical chip run s at different frequencies to safe power.4092 * may easily end up with different TSCs because the CPUs or even cores 4093 * on the same physical chip run at different frequencies to save power. 4094 4094 * 4095 4095 * It is rumoured that this will be corrected with Barcelona and it's 4096 4096 * expected that this will be indicated by the TscInvariant bit in 4097 4097 * cpuid(0x80000007). So, the "difficult" bit here is to correctly 4098 * identify the older CPUs which do esn't do different frequency and4098 * identify the older CPUs which don't do different frequency and 4099 4099 * can be relied upon to have somewhat uniform TSC between the cpus. 4100 4100 */
Note:
See TracChangeset
for help on using the changeset viewer.