Changeset 34980 in vbox

Timestamp:

Dec 13, 2010 8:57:48 AM (14 years ago)

Author:

vboxsync

svn:sync-xref-src-repo-rev:

68803

Message:

doc/manual: nested paging is RVI on AMD processors

File:

trunk/doc/manual/en_US/user_Technical.xml

-              r34666
+              r34980
           <para>On AMD processors, nested paging has been available starting
+          with the Barcelona (K10) architecture; Intel added support for
+          with the Barcelona (K10) architecture -- they call it now "rapid
+          virtualization indexing" (RVI). Intel added support for
           nested paging, which they call "extended page tables" (EPT), with
           their Core i7 (Nehalem) processors.</para>

Note: See TracChangeset for help on using the changeset viewer.