VirtualBox

Changeset 37636 in vbox for trunk/src/VBox


Ignore:
Timestamp:
Jun 24, 2011 2:59:59 PM (14 years ago)
Author:
vboxsync
Message:

Changed FNIOMMMIOWRITE to take a const buffer pointer.

Location:
trunk/src/VBox/Devices
Files:
15 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/Devices/Audio/DevIchIntelHDA.cpp

    r37482 r37636  
    19031903 * @thread  EMT
    19041904 */
    1905 PDMBOTHCBDECL(int) hdaMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     1905PDMBOTHCBDECL(int) hdaMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    19061906{
    19071907    int rc = VINF_SUCCESS;
     
    19191919    if (index != -1)
    19201920    {
     1921        /** @todo r=bird: What is all this masking and shifting about? And
     1922         *        WHY ON EARTH are you writing to the input data?!? */
    19211923        uint32_t v = pThis->hda.au32Regs[index];
    19221924        uint32_t mask = 0;
  • trunk/src/VBox/Devices/Bus/DevPciIch9.cpp

    r36836 r37636  
    164164    DEVINS_2_PCIBUS(pDevIns)->CTX_SUFF(pPciHlp)->pfnUnlock(pDevIns)
    165165
    166 RT_C_DECLS_BEGIN
    167 
    168 PDMBOTHCBDECL(void) ich9pciSetIrq(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel);
    169 PDMBOTHCBDECL(void) ich9pcibridgeSetIrq(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel);
    170 PDMBOTHCBDECL(int)  ich9pciIOPortAddressWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    171 PDMBOTHCBDECL(int)  ich9pciIOPortAddressRead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    172 PDMBOTHCBDECL(int)  ich9pciIOPortDataWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    173 PDMBOTHCBDECL(int)  ich9pciIOPortDataRead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    174 PDMBOTHCBDECL(int)  ich9pciMcfgMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    175 PDMBOTHCBDECL(int)  ich9pciMcfgMMIORead (PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    176 
    177 RT_C_DECLS_END
    178 
    179166/* Prototypes */
    180167static void ich9pciSetIrqInternal(PICH9PCIGLOBALS pGlobals, uint8_t uDevFn, PPCIDEVICE pPciDev, int iIrq, int iLevel);
     
    602589}
    603590
    604 PDMBOTHCBDECL(int)  ich9pciMcfgMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     591PDMBOTHCBDECL(int)  ich9pciMcfgMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    605592{
    606593    PICH9PCIGLOBALS pGlobals = PDMINS_2_DATA(pDevIns, PICH9PCIGLOBALS);
  • trunk/src/VBox/Devices/Bus/MsixCommon.cpp

    r37423 r37636  
    2929
    3030#pragma pack(1)
    31 typedef struct {
     31typedef struct
     32{
    3233    uint32_t  u32MsgAddressLo;
    3334    uint32_t  u32MsgAddressHi;
     
    128129}
    129130
    130 PDMBOTHCBDECL(int) msixMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     131PDMBOTHCBDECL(int) msixMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    131132{
    132133    /// @todo: qword accesses?
  • trunk/src/VBox/Devices/Graphics/DevVGA.cpp

    r37466 r37636  
    294294
    295295#ifndef VBOX_DEVICE_STRUCT_TESTCASE
    296 /*******************************************************************************
    297 *   Internal Functions                                                         *
    298 *******************************************************************************/
    299 RT_C_DECLS_BEGIN
    300 
    301 PDMBOTHCBDECL(int) vgaIOPortWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    302 PDMBOTHCBDECL(int) vgaIOPortRead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    303 PDMBOTHCBDECL(int) vgaIOPortWriteVBEIndex(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    304 PDMBOTHCBDECL(int) vgaIOPortWriteVBEData(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    305 PDMBOTHCBDECL(int) vgaIOPortReadVBEIndex(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    306 PDMBOTHCBDECL(int) vgaIOPortReadVBEData(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    307 PDMBOTHCBDECL(int) vgaMMIOFill(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, uint32_t u32Item, unsigned cbItem, unsigned cItems);
    308 PDMBOTHCBDECL(int) vgaMMIORead(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    309 PDMBOTHCBDECL(int) vgaMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    310 PDMBOTHCBDECL(int) vgaIOPortReadBIOS(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    311 PDMBOTHCBDECL(int) vgaIOPortWriteBIOS(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    312 #ifdef IN_RC
    313 PDMBOTHCBDECL(int) vgaGCLFBAccessHandler(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
    314 #endif
    315 #ifdef IN_RING0
    316 PDMBOTHCBDECL(int) vgaR0LFBAccessHandler(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
    317 #endif
    318 #ifdef IN_RING3
    319 # ifdef VBE_NEW_DYN_LIST
    320 PDMBOTHCBDECL(int) vbeIOPortReadVBEExtra(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    321 PDMBOTHCBDECL(int) vbeIOPortWriteVBEExtra(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    322 # endif
    323 PDMBOTHCBDECL(int) vbeIOPortReadCMDLogo(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    324 PDMBOTHCBDECL(int) vbeIOPortWriteCMDLogo(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    325 #endif /* IN_RING3 */
    326 
    327 
    328 RT_C_DECLS_END
    329296
    330297
     
    32673234 * @param   cb          Bytes to write.
    32683235 */
    3269 PDMBOTHCBDECL(int) vgaMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     3236PDMBOTHCBDECL(int) vgaMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    32703237{
    32713238    PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
  • trunk/src/VBox/Devices/Network/DevE1000.cpp

    r37627 r37636  
    11251125
    11261126/* Forward declarations ******************************************************/
    1127 RT_C_DECLS_BEGIN
    1128 PDMBOTHCBDECL(int) e1kMMIORead (PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    1129 PDMBOTHCBDECL(int) e1kMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    1130 PDMBOTHCBDECL(int) e1kIOPortIn (PPDMDEVINS pDevIns, void *pvUser, RTIOPORT port, uint32_t *pu32, unsigned cb);
    1131 PDMBOTHCBDECL(int) e1kIOPortOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT port, uint32_t u32, unsigned cb);
    1132 RT_C_DECLS_END
    1133 
    11341127static int e1kXmitPending(E1KSTATE *pState, bool fOnWorkerThread);
    11351128
     
    43184311 * @thread  EMT
    43194312 */
    4320 static int e1kRegWrite(E1KSTATE *pState, uint32_t uOffset, void *pv, unsigned cb)
     4313static int e1kRegWrite(E1KSTATE *pState, uint32_t uOffset, void const *pv, unsigned cb)
    43214314{
    43224315    int         rc     = VINF_SUCCESS;
     
    44214414 */
    44224415PDMBOTHCBDECL(int) e1kMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    4423                                 RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     4416                                RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    44244417{
    44254418    NOREF(pvUser);
  • trunk/src/VBox/Devices/Network/DevPCNet.cpp

    r37466 r37636  
    11441144
    11451145RT_C_DECLS_BEGIN
    1146 PDMBOTHCBDECL(int) pcnetIOPortRead(PPDMDEVINS pDevIns, void *pvUser,
    1147                                    RTIOPORT Port, uint32_t *pu32, unsigned cb);
    1148 PDMBOTHCBDECL(int) pcnetIOPortWrite(PPDMDEVINS pDevIns, void *pvUser,
    1149                                     RTIOPORT Port, uint32_t u32, unsigned cb);
    1150 PDMBOTHCBDECL(int) pcnetIOPortAPromWrite(PPDMDEVINS pDevIns, void *pvUser,
    1151                                          RTIOPORT Port, uint32_t u32, unsigned cb);
    1152 PDMBOTHCBDECL(int) pcnetIOPortAPromRead(PPDMDEVINS pDevIns, void *pvUser,
    1153                                         RTIOPORT Port, uint32_t *pu32, unsigned cb);
    1154 PDMBOTHCBDECL(int) pcnetMMIORead(PPDMDEVINS pDevIns, void *pvUser,
    1155                                  RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    1156 PDMBOTHCBDECL(int) pcnetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    1157                                   RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    11581146#ifndef IN_RING3
    11591147DECLEXPORT(int) pcnetHandleRingWrite(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
     
    38653853 */
    38663854PDMBOTHCBDECL(int) pcnetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    3867                                   RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     3855                                  RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    38683856{
    38693857    PCNetState *pThis = (PCNetState *)pvUser;
  • trunk/src/VBox/Devices/PC/DevAPIC.cpp

    r37582 r37636  
    17081708}
    17091709
    1710 PDMBOTHCBDECL(int) apicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     1710PDMBOTHCBDECL(int) apicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    17111711{
    17121712    APICDeviceInfo *pDev = PDMINS_2_DATA(pDevIns, APICDeviceInfo *);
  • trunk/src/VBox/Devices/PC/DevHPET.cpp

    r37541 r37636  
    949949 * @callback_method_impl{FNIOMMMIOWRITE}
    950950 */
    951 PDMBOTHCBDECL(int) hpetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     951PDMBOTHCBDECL(int) hpetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    952952{
    953953    HpetState  *pThis  = PDMINS_2_DATA(pDevIns, HpetState*);
  • trunk/src/VBox/Devices/PC/DevIoApic.cpp

    r37481 r37636  
    394394}
    395395
    396 PDMBOTHCBDECL(int) ioapicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     396PDMBOTHCBDECL(int) ioapicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    397397{
    398398    IOAPICState *s = PDMINS_2_DATA(pDevIns, IOAPICState *);
     
    404404    case 4:
    405405        IOAPIC_LOCK(s, VINF_IOM_HC_MMIO_WRITE);
    406         ioapic_mem_writel(s, GCPhysAddr, *(uint32_t *)pv);
     406        ioapic_mem_writel(s, GCPhysAddr, *(uint32_t *)pv); /** @todo r=bird: This cannot be right for cb!=4. */
    407407        IOAPIC_UNLOCK(s);
    408408        break;
  • trunk/src/VBox/Devices/PC/DevLPC.cpp

    r35353 r37636  
    161161 * @thread  EMT
    162162 */
    163 PDMBOTHCBDECL(int) lpcMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     163PDMBOTHCBDECL(int) lpcMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    164164{
    165165    LPCState *s = PDMINS_2_DATA(pDevIns, LPCState*);
  • trunk/src/VBox/Devices/Storage/DevAHCI.cpp

    r37496 r37636  
    896896#ifndef VBOX_DEVICE_STRUCT_TESTCASE
    897897RT_C_DECLS_BEGIN
    898 PDMBOTHCBDECL(int) ahciMMIORead(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    899 PDMBOTHCBDECL(int) ahciMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    900898static void ahciHBAReset(PAHCI pThis);
    901 PDMBOTHCBDECL(int) ahciIOPortWrite1(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    902 PDMBOTHCBDECL(int) ahciIOPortRead1(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    903 PDMBOTHCBDECL(int) ahciIOPortWrite2(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    904 PDMBOTHCBDECL(int) ahciIOPortRead2(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    905 PDMBOTHCBDECL(int) ahciLegacyFakeWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
    906 PDMBOTHCBDECL(int) ahciLegacyFakeRead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
    907899#ifdef IN_RING3
    908900static int  ahciPostFisIntoMemory(PAHCIPort pAhciPort, unsigned uFisType, uint8_t *cmdFis);
     
    21532145 * @param   cb          Number of bytes to write.
    21542146 */
    2155 static int ahciRegisterWrite(PAHCI pAhci, uint32_t uReg, void *pv, unsigned cb)
     2147static int ahciRegisterWrite(PAHCI pAhci, uint32_t uReg, void const *pv, unsigned cb)
    21562148{
    21572149    int rc = VINF_SUCCESS;
     
    22472239 * @param   cb          Number of bytes to write.
    22482240 */
    2249 PDMBOTHCBDECL(int) ahciMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     2241PDMBOTHCBDECL(int) ahciMMIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    22502242{
    22512243    PAHCI pAhci = PDMINS_2_DATA(pDevIns, PAHCI);
  • trunk/src/VBox/Devices/Storage/DevBusLogic.cpp

    r37466 r37636  
    779779#ifndef VBOX_DEVICE_STRUCT_TESTCASE
    780780
    781 RT_C_DECLS_BEGIN
    782 PDMBOTHCBDECL(int) buslogicIOPortWrite (PPDMDEVINS pDevIns, void *pvUser,
    783                                         RTIOPORT Port, uint32_t u32, unsigned cb);
    784 PDMBOTHCBDECL(int) buslogicIOPortRead (PPDMDEVINS pDevIns, void *pvUser,
    785                                        RTIOPORT Port, uint32_t *pu32, unsigned cb);
    786 PDMBOTHCBDECL(int) buslogicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    787                                      RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    788 PDMBOTHCBDECL(int) buslogicMMIORead(PPDMDEVINS pDevIns, void *pvUser,
    789                                     RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    790 RT_C_DECLS_END
    791 
    792781#define PDMIBASE_2_PBUSLOGICDEVICE(pInterface)     ( (PBUSLOGICDEVICE)((uintptr_t)(pInterface) - RT_OFFSETOF(BUSLOGICDEVICE, IBase)) )
    793782#define PDMISCSIPORT_2_PBUSLOGICDEVICE(pInterface) ( (PBUSLOGICDEVICE)((uintptr_t)(pInterface) - RT_OFFSETOF(BUSLOGICDEVICE, ISCSIPort)) )
     
    17991788 */
    18001789PDMBOTHCBDECL(int) buslogicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    1801                                      RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     1790                                     RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    18021791{
    18031792    /* the linux driver does not make use of the MMIO area. */
  • trunk/src/VBox/Devices/Storage/DevLsiLogicSCSI.cpp

    r37466 r37636  
    371371
    372372RT_C_DECLS_BEGIN
    373 PDMBOTHCBDECL(int) lsilogicIOPortWrite (PPDMDEVINS pDevIns, void *pvUser,
    374                                         RTIOPORT Port, uint32_t u32, unsigned cb);
    375 PDMBOTHCBDECL(int) lsilogicIOPortRead (PPDMDEVINS pDevIns, void *pvUser,
    376                                        RTIOPORT Port, uint32_t *pu32, unsigned cb);
    377 PDMBOTHCBDECL(int) lsilogicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    378                                      RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    379 PDMBOTHCBDECL(int) lsilogicMMIORead(PPDMDEVINS pDevIns, void *pvUser,
    380                                     RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    381 PDMBOTHCBDECL(int) lsilogicDiagnosticWrite(PPDMDEVINS pDevIns, void *pvUser,
    382                                            RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    383 PDMBOTHCBDECL(int) lsilogicDiagnosticRead(PPDMDEVINS pDevIns, void *pvUser,
    384                                           RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    385373#ifdef IN_RING3
    386374static void lsilogicInitializeConfigurationPages(PLSILOGICSCSI pLsiLogic);
     
    964952 * @param   cb       Number of bytes to write.
    965953 */
    966 static int lsilogicRegisterWrite(PLSILOGICSCSI pThis, uint32_t uOffset, void *pv, unsigned cb)
     954static int lsilogicRegisterWrite(PLSILOGICSCSI pThis, uint32_t uOffset, void const *pv, unsigned cb)
    967955{
    968956    uint32_t u32 = *(uint32_t *)pv;
     
    13381326
    13391327PDMBOTHCBDECL(int) lsilogicMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
    1340                                      RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     1328                                     RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    13411329{
    13421330    PLSILOGICSCSI  pThis = PDMINS_2_DATA(pDevIns, PLSILOGICSCSI);
     
    13561344
    13571345PDMBOTHCBDECL(int) lsilogicDiagnosticWrite(PPDMDEVINS pDevIns, void *pvUser,
    1358                                            RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     1346                                           RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    13591347{
    13601348    PLSILOGICSCSI  pThis = PDMINS_2_DATA(pDevIns, PLSILOGICSCSI);
  • trunk/src/VBox/Devices/USB/DevOHCI.cpp

    r37469 r37636  
    766766static DECLCALLBACK(void)   ohciR3LoadReattachDevices(PPDMDEVINS pDevIns, PTMTIMER pTimer, void *pvUser);
    767767#endif /* IN_RING3 */
    768 PDMBOTHCBDECL(int)          ohciWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    769 PDMBOTHCBDECL(int)          ohciRead(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
    770768RT_C_DECLS_END
    771769
     
    48254823 * @param   cb          The size of the data being written.
    48264824 */
    4827 PDMBOTHCBDECL(int) ohciWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     4825PDMBOTHCBDECL(int) ohciWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    48284826{
    48294827    POHCI pOhci = PDMINS_2_DATA(pDevIns, POHCI);
  • trunk/src/VBox/Devices/VMMDev/VMMDevTesting.cpp

    r31109 r37636  
    4242 * @callback_method_impl{FNIOMMMIOWRITE}
    4343 */
    44 PDMBOTHCBDECL(int) vmmdevTestingMmioWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
     44PDMBOTHCBDECL(int) vmmdevTestingMmioWrite(PPDMDEVINS pDevIns, void *pvUser, RTGCPHYS GCPhysAddr, void const *pv, unsigned cb)
    4545{
    4646    switch (GCPhysAddr)
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette