VirtualBox

Changeset 40069 in vbox for trunk/include/iprt


Ignore:
Timestamp:
Feb 10, 2012 6:05:02 PM (13 years ago)
Author:
vboxsync
svn:sync-xref-src-repo-rev:
76203
Message:

Floating point testing.

Location:
trunk/include/iprt
Files:
3 edited

Legend:

Unmodified
Added
Removed
  • trunk/include/iprt/err.mac

    r39402 r40069  
    117117%define VERR_MISSING    (-99)
    118118%define VERR_UNEXPECTED_EXCEPTION    (-22400)
     119%define VERR_BUFFER_UNDERFLOW    (-22401)
     120%define VINF_BUFFER_UNDERFLOW    22401
     121%define VERR_UNEVEN_INPUT    (-22402)
    119122%define VERR_FILE_IO_ERROR    (-100)
    120123%define VERR_OPEN_FAILED    (-101)
     
    202205%define VERR_PIPE_NOT_CONNECTED    (-305)
    203206%define VERR_MORE_DATA    (-306)
     207%define VERR_PIPE_NOT_READ    (-307)
     208%define VERR_PIPE_NOT_WRITE    (-308)
    204209%define VERR_SEM_ERROR    (-350)
    205210%define VERR_TOO_MANY_SEMAPHORES    (-351)
     
    391396%define VERR_MANIFEST_DIGEST_MISMATCH    (-902)
    392397%define VERR_MANIFEST_FILE_MISMATCH    (-903)
     398%define VERR_MANIFEST_ATTR_NOT_FOUND    (-904)
     399%define VERR_MANIFEST_ATTR_TYPE_MISMATCH    (-905)
     400%define VERR_MANIFEST_ATTR_TYPE_NOT_FOUND    (-906)
    393401%define VERR_TAR_CHKSUM_MISMATCH    (-925)
    394402%define VERR_TAR_END_OF_FILE    (-926)
     
    439447%define VERR_DVM_MAP_NO_VOLUME    (-22201)
    440448%define VERR_LOG_REVISION_MISMATCH    (-22300)
     449%define VERR_SYS_CANNOT_POWER_OFF    (-22400)
     450%define VINF_SYS_MAY_POWER_OFF    (22401)
     451%define VERR_SYS_SHUTDOWN_FAILED    (-22402)
     452%define VERR_FILESYSTEM_CORRUPT    (-22500)
  • trunk/include/iprt/x86.h

    r37955 r40069  
    21002100/** FPU busy. */
    21012101#define X86_FSW_B           RT_BIT(15)
     2102/** @} */
     2103
     2104
     2105/** @name FPU control word flags.
     2106 * @{ */
     2107/** Exception Mask: Invalid operation.  */
     2108#define X86_FCW_IM          RT_BIT(0)
     2109/** Exception Mask: Denormalized operand.  */
     2110#define X86_FCW_DM          RT_BIT(1)
     2111/** Exception Mask: Zero divide.  */
     2112#define X86_FCW_ZM          RT_BIT(2)
     2113/** Exception Mask: Overflow.  */
     2114#define X86_FCW_OM          RT_BIT(3)
     2115/** Exception Mask: Underflow.  */
     2116#define X86_FCW_UM          RT_BIT(4)
     2117/** Exception Mask: Precision.  */
     2118#define X86_FCW_PM          RT_BIT(5)
     2119/** Precision control mask. */
     2120#define X86_FCW_PC_MASK     UINT16_C(0x0300)
     2121/** Precision control: 24-bit. */
     2122#define X86_FCW_PC_24       UINT16_C(0x0000)
     2123/** Precision control: Reserved. */
     2124#define X86_FCW_PC_RSVD     UINT16_C(0x0100)
     2125/** Precision control: 53-bit. */
     2126#define X86_FCW_PC_53       UINT16_C(0x0200)
     2127/** Precision control: 64-bit. */
     2128#define X86_FCW_PC_64       UINT16_C(0x0300)
     2129/** Rounding control mask. */
     2130#define X86_FCW_RC_MASK     UINT16_C(0x0c00)
     2131/** Rounding control: To nearest. */
     2132#define X86_FCW_RC_NEAREST  UINT16_C(0x0000)
     2133/** Rounding control: Down. */
     2134#define X86_FCW_RC_DOWN     UINT16_C(0x0400)
     2135/** Rounding control: Up. */
     2136#define X86_FCW_RC_UP       UINT16_C(0x0800)
     2137/** Rounding control: Towards zero. */
     2138#define X86_FCW_RC_ZERO     UINT16_C(0x0c00)
    21022139/** @} */
    21032140
  • trunk/include/iprt/x86.mac

    r37968 r40069  
    474474%define X86_FSW_C3          RT_BIT(14)
    475475%define X86_FSW_B           RT_BIT(15)
     476%define X86_FCW_IM          RT_BIT(0)
     477%define X86_FCW_DM          RT_BIT(1)
     478%define X86_FCW_ZM          RT_BIT(2)
     479%define X86_FCW_OM          RT_BIT(3)
     480%define X86_FCW_UM          RT_BIT(4)
     481%define X86_FCW_PM          RT_BIT(5)
     482%define X86_FCW_PC_MASK     0x0300
     483%define X86_FCW_PC_24       0x0000
     484%define X86_FCW_PC_RSVD     0x0100
     485%define X86_FCW_PC_53       0x0200
     486%define X86_FCW_PC_64       0x0300
     487%define X86_FCW_RC_MASK     0x0c00
     488%define X86_FCW_RC_NEAREST  0x0000
     489%define X86_FCW_RC_DOWN     0x0400
     490%define X86_FCW_RC_UP       0x0800
     491%define X86_FCW_RC_ZERO     0x0c00
    476492%if HC_ARCH_BITS == 64
    477493%else
Note: See TracChangeset for help on using the changeset viewer.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette