VirtualBox

Changeset 40451 in vbox


Ignore:
Timestamp:
Mar 13, 2012 4:13:54 PM (13 years ago)
Author:
vboxsync
Message:

EM: build fix.

Location:
trunk
Files:
7 edited

Legend:

Unmodified
Added
Removed
  • trunk/include/VBox/vmm/em.h

    r40450 r40451  
    158158                                              PDISCPUSTATE pDISState, unsigned *pcbInstr);
    159159VMMDECL(VBOXSTRICTRC)   EMInterpretInstruction(PVMCPU pVCpu, PCPUMCTXCORE pCoreCtx, RTGCPTR pvFault);
    160 VMMDECL(VBOXSTRICTRC)   EMInterpretInstructionEx(PVMCPU pVCpu, PCPUMCTXCORE pCoreCtx, RTGCPTR pvFault, uint32_t *pcbSize);
    161 VMMDECL(VBOXSTRICTRC)   EMInterpretInstructionCpuUpdtPC(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pCoreCtx, RTGCPTR pvFault, EMCODETYPE enmCodeType);
     160VMMDECL(VBOXSTRICTRC)   EMInterpretInstructionEx(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbWritten);
     161VMMDECL(VBOXSTRICTRC)   EMInterpretInstructionDisasState(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pCoreCtx, RTGCPTR pvFault, EMCODETYPE enmCodeType);
    162162
    163163#ifndef VBOX_WITH_IEM
  • trunk/src/VBox/VMM/VMMAll/EMAll.cpp

    r40450 r40451  
    541541 *          to worry about e.g. invalid modrm combinations (!)
    542542 */
    543 VMMDECL(VBOXSTRICTRC) EMInterpretInstructionEx(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbWritten)
     543VMMDECL(VBOXSTRICTRC) EMInterpretInstructionEx(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbWritten)
    544544{
    545545    LogFlow(("EMInterpretInstructionEx %RGv fault %RGv\n", (RTGCPTR)pRegFrame->rip, pvFault));
     
    606606 *          Make sure this can't happen!! (will add some assertions/checks later)
    607607 */
    608 VMMDECL(VBOXSTRICTRC) EMInterpretInstructionCpuUpdtPC(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
    609                                                       RTGCPTR pvFault, EMCODETYPE enmCodeType)
     608VMMDECL(VBOXSTRICTRC) EMInterpretInstructionDisasState(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
     609                                                       RTGCPTR pvFault, EMCODETYPE enmCodeType)
    610610{
    611611    STAM_PROFILE_START(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Emulate), a);
  • trunk/src/VBox/VMM/VMMAll/PGMAllPool.cpp

    r40450 r40451  
    840840     * Must do this in raw mode (!); XP boot will fail otherwise.
    841841     */
    842     VBOXSTRICTRC rc2 = EMInterpretInstructionCpuUpdtPC(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_ALL);
     842    VBOXSTRICTRC rc2 = EMInterpretInstructionDisasState(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_ALL);
    843843    if (RT_SUCCESS(rc2))
    844844        AssertMsg(rc2 == VINF_SUCCESS, ("%Rrc\n", VBOXSTRICTRC_VAL(rc2))); /* ASSUMES no complicated stuff here. */
     
    979979     * Interpret the instruction.
    980980     */
    981     VBOXSTRICTRC rc = EMInterpretInstructionCpuUpdtPC(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_ALL);
     981    VBOXSTRICTRC rc = EMInterpretInstructionDisasState(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_ALL);
    982982    if (RT_SUCCESS(rc))
    983983        AssertMsg(rc == VINF_SUCCESS, ("%Rrc\n", VBOXSTRICTRC_VAL(rc))); /* ASSUMES no complicated stuff here. */
  • trunk/src/VBox/VMM/VMMR0/HWVMXR0.cpp

    r40450 r40451  
    33353335
    33363336                    default:
    3337                         rc = EMInterpretInstructionCpuUpdtPC(pVCpu, pDis, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR);
     3337                        rc = EMInterpretInstructionDisasState(pVCpu, pDis, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR);
    33383338                        fUpdateRIP = false;
    33393339                        break;
  • trunk/src/VBox/VMM/VMMR3/EMRaw.cpp

    r40450 r40451  
    605605                AssertRC(rc);
    606606
    607                 rc = VBOXSTRICTRC_TODO(EMInterpretInstructionCpuUpdtPC(pVCpu, &cpu, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR));
     607                rc = VBOXSTRICTRC_TODO(EMInterpretInstructionDisasState(pVCpu, &cpu, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR));
    608608                if (RT_SUCCESS(rc))
    609609                    return rc;
     
    10941094#endif
    10951095
    1096                     rc = VBOXSTRICTRC_TODO(EMInterpretInstructionCpuUpdtPC(pVCpu, &Cpu, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR));
     1096                    rc = VBOXSTRICTRC_TODO(EMInterpretInstructionDisasState(pVCpu, &Cpu, CPUMCTX2CORE(pCtx), 0, EMCODETYPE_SUPERVISOR));
    10971097                    if (RT_SUCCESS(rc))
    10981098                    {
  • trunk/src/VBox/VMM/VMMRC/PATMRC.cpp

    r40450 r40451  
    520520            }
    521521
    522             rc = EMInterpretInstructionCpuUpdtPC(VMMGetCpu0(pVM), &cpu, pRegFrame, 0 /* not relevant here */,
    523                                                  EMCODETYPE_SUPERVISOR);
     522            rc = EMInterpretInstructionDisasState(VMMGetCpu0(pVM), &cpu, pRegFrame, 0 /* not relevant here */,
     523                                                  EMCODETYPE_SUPERVISOR);
    524524            if (rc != VINF_SUCCESS)
    525525            {
  • trunk/src/VBox/VMM/VMMRC/TRPMRCHandlers.cpp

    r40450 r40451  
    556556        {
    557557            LogFlow(("TRPMGCTrap06Handler: -> EMInterpretInstructionCPU\n"));
    558             rc = EMInterpretInstructionCpuUpdtPC(pVCpu, &Cpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
     558            rc = EMInterpretInstructionDisasState(pVCpu, &Cpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
    559559        }
    560560        /* Never generate a raw trap here; it might be an instruction, that requires emulation. */
     
    798798        case OP_WRMSR:
    799799        {
    800             rc = EMInterpretInstructionCpuUpdtPC(pVCpu, pCpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
     800            rc = EMInterpretInstructionDisasState(pVCpu, pCpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
    801801            if (rc == VERR_EM_INTERPRETER)
    802802                rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
     
    874874        case OP_RDPMC:
    875875        {
    876             rc = EMInterpretInstructionCpuUpdtPC(pVCpu, pCpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
     876            rc = EMInterpretInstructionDisasState(pVCpu, pCpu, pRegFrame, PC, EMCODETYPE_SUPERVISOR);
    877877            if (rc == VERR_EM_INTERPRETER)
    878878                rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette