Changeset 42157 in vbox
- Timestamp:
- Jul 16, 2012 10:58:47 AM (13 years ago)
- svn:sync-xref-src-repo-rev:
- 79133
- Location:
- trunk
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/include/iprt/x86.h
r42056 r42157 373 373 #define X86_CPUID_VENDOR_AMD_ECX 0x444d4163 /* cAMD */ 374 374 #define X86_CPUID_VENDOR_AMD_EDX 0x69746e65 /* enti */ 375 376 #define X86_CPUID_VENDOR_VIA_EBX 0x746e6543 /* Cent */ 377 #define X86_CPUID_VENDOR_VIA_ECX 0x736c7561 /* auls */ 378 #define X86_CPUID_VENDOR_VIA_EDX 0x48727561 /* aurH */ 375 379 /** @} */ 376 380 -
trunk/src/VBox/VMM/VMMR0/HWACCMR0.cpp
r42045 r42157 623 623 g_HvmR0.pfnSetupVM = hmR0DummySetupVM; 624 624 625 /* Default is global VT-x/AMD-V init */625 /* Default is global VT-x/AMD-V init. */ 626 626 g_HvmR0.fGlobalInit = true; 627 627 … … 636 636 637 637 /* 638 * Check for VT-x and AMD-V capabilities 638 * Check for VT-x and AMD-V capabilities. 639 639 */ 640 640 int rc; … … 655 655 656 656 /* Go to CPU specific initialization code. */ 657 if ( u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX 658 && u32VendorECX == X86_CPUID_VENDOR_INTEL_ECX 659 && u32VendorEDX == X86_CPUID_VENDOR_INTEL_EDX) 657 if ( ( u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX 658 && u32VendorECX == X86_CPUID_VENDOR_INTEL_ECX 659 && u32VendorEDX == X86_CPUID_VENDOR_INTEL_EDX) 660 || ( u32VendorEBX == X86_CPUID_VENDOR_VIA_EBX 661 && u32VendorECX == X86_CPUID_VENDOR_VIA_ECX 662 && u32VendorEDX == X86_CPUID_VENDOR_VIA_EDX)) 660 663 { 661 664 rc = hmR0InitIntel(u32FeaturesECX, u32FeaturesEDX); … … 783 786 ) 784 787 { 785 /* MSR is not yet locked; we can change it ourselves here */788 /* MSR is not yet locked; we can change it ourselves here. */ 786 789 ASMWrMsr(MSR_IA32_FEATURE_CONTROL, 787 790 g_HvmR0.vmx.msr.feature_ctrl | MSR_IA32_FEATURE_CONTROL_VMXON | MSR_IA32_FEATURE_CONTROL_LOCK);
Note:
See TracChangeset
for help on using the changeset viewer.