VirtualBox

Changeset 44197 in vbox


Ignore:
Timestamp:
Dec 21, 2012 5:52:16 PM (12 years ago)
Author:
vboxsync
Message:

VMM/VMMR0: HM bits.

Location:
trunk/src/VBox/VMM
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/VMM/VMMR3/HM.cpp

    r44146 r44197  
    522522        HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvlpg,             "/HM/CPU%d/Exit/Instr/Invlpg");
    523523        HM_REG_COUNTER(&pVCpu->hm.s.StatExitInvd,               "/HM/CPU%d/Exit/Instr/Invd");
     524        HM_REG_COUNTER(&pVCpu->hm.s.StatExitWbinvd,             "/HM/CPU%d/Exit/Instr/Wbinvd");
    524525        HM_REG_COUNTER(&pVCpu->hm.s.StatExitCpuid,              "/HM/CPU%d/Exit/Instr/Cpuid");
    525526        HM_REG_COUNTER(&pVCpu->hm.s.StatExitRdtsc,              "/HM/CPU%d/Exit/Instr/Rdtsc");
     
    13281329                LogRel(("HM: VMX setup failed with rc=%Rrc!\n", rc));
    13291330                for (VMCPUID i = 0; i < pVM->cCpus; i++)
    1330                     LogRel(("HM: CPU[%ld] Last instruction error %x\n", i, pVM->aCpus[0].hm.s.vmx.lasterror.u32InstrError));
     1331                    LogRel(("HM: CPU[%ld] Last instruction error %x\n", i, pVM->aCpus[i].hm.s.vmx.lasterror.u32InstrError));
    13311332                pVM->fHMEnabled = false;
    13321333            }
     
    24212422                 *          work reliably without this.)
    24222423                 *  Update: Implemented in EM.cpp, see #ifdef EM_NOTIFY_HM.  */
    2423                 pVM->aCpus[0].hm.s.fContextUseFlags |= HM_CHANGED_ALL_GUEST;
     2424                for (uint32_t i = 0; i < pVM->cCpus; i++)
     2425                    pVM->aCpus[i].hm.s.fContextUseFlags |= HM_CHANGED_ALL_GUEST;
    24242426
    24252427                if (    !pVM->hm.s.fNestedPaging        /* requires a fake PD for real *and* protected mode without paging - stored in the VMM device heap */
  • trunk/src/VBox/VMM/include/HMInternal.h

    r44195 r44197  
    596596#endif /* VBOX_WITH_AUTO_MSR_LOAD_RESTORE */
    597597
     598        /* The cached APIC-base MSR used for identifying when to map the HC physical APIC-access page. */
     599        uint64_t                    u64MsrApicBase;
    598600        /* Last use TSC offset value. (cached) */
    599601        uint64_t                    u64TSCOffset;
     
    753755    STAMCOUNTER             StatExitInvlpg;
    754756    STAMCOUNTER             StatExitInvd;
     757    STAMCOUNTER             StatExitWbinvd;
    755758    STAMCOUNTER             StatExitCpuid;
    756759    STAMCOUNTER             StatExitRdtsc;
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette