Changeset 47202 in vbox for trunk/src/VBox/VMM/VMMR0
- Timestamp:
- Jul 16, 2013 4:55:11 PM (12 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/VBox/VMM/VMMR0/HMVMXR0.cpp
r47123 r47202 3358 3358 /* Validate segment registers. See Intel spec. 26.3.1.2 "Checks on Guest Segment Registers". */ 3359 3359 /* NOTE: The reason we check for attribute value 0 and not just the unusable bit here is because hmR0VmxWriteSegmentReg() 3360 * only updates the VMCS bitswith the unusable bit and doesn't change the guest-context value. */3360 * only updates the VMCS' copy of the value with the unusable bit and doesn't change the guest-context value. */ 3361 3361 if ( !pVM->hm.s.vmx.fUnrestrictedGuest 3362 3362 && ( !CPUMIsGuestInRealModeEx(pCtx) … … 5593 5593 5594 5594 /** 5595 * Saves the guest APIC state from the current lVMCS into the guest-CPU context.5595 * Saves the guest APIC state from the current VMCS into the guest-CPU context. 5596 5596 * 5597 5597 * @returns VBox status code. … … 7802 7802 { 7803 7803 /* 7804 * INIT signals are blocked in VMX root operation by VMXON and by SMI in SMM. See Intel spec. "33.14.1 Default Treatment of 7805 * SMI Delivery" and "29.3 VMX Instructions" for "VMXON". It is -NOT- blocked in VMX non-root operation so we can potentially 7806 * still get these exits. See Intel spec. "23.8 Restrictions on VMX operation". 7804 * INIT signals are blocked in VMX root operation by VMXON and by SMI in SMM. 7805 * See Intel spec. 33.14.1 Default Treatment of SMI Delivery" and Intel spec. 29.3 "VMX Instructions" for "VMXON". 7806 * 7807 * It is -NOT- blocked in VMX non-root operation so we can, in theory, still get these VM-exits. 7808 * See Intel spec. "23.8 Restrictions on VMX operation". 7807 7809 */ 7808 7810 HMVMX_VALIDATE_EXIT_HANDLER_PARAMS(); 7809 return VINF_SUCCESS; /** @todo r=ramshankar: correct?. */7811 return VINF_SUCCESS; 7810 7812 } 7811 7813
Note:
See TracChangeset
for help on using the changeset viewer.