Changeset 53624 in vbox for trunk/src/VBox/VMM/VMMR3/cpus
- Timestamp:
- Dec 31, 2014 2:59:44 PM (10 years ago)
- Location:
- trunk/src/VBox/VMM/VMMR3/cpus
- Files:
-
- 12 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/VBox/VMM/VMMR3/cpus/AMD_Athlon_64_3200.h
r50590 r53624 25 25 * CPUID leaves for AMD Athlon(tm) 64 Processor 3200+. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_Athlon_64_3200[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_Athlon_64_3200[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x00000001, 0x68747541, 0x444d4163, 0x69746e65, 0 }, … … 63 63 * MSR ranges for AMD Athlon(tm) 64 Processor 3200+. 64 64 */ 65 static CPUMMSRRANGE const g_aMsrRanges_AMD_Athlon_64_3200[] = 65 static CPUMMSRRANGE const g_aMsrRanges_AMD_Athlon_64_3200[] = 66 66 { 67 67 MAL(0x00000000, "IA32_P5_MC_ADDR", 0x00000402), … … 196 196 * Database entry for AMD Athlon(tm) 64 Processor 3200+. 197 197 */ 198 static CPUMDBENTRY const g_Entry_AMD_Athlon_64_3200 = 198 static CPUMDBENTRY const g_Entry_AMD_Athlon_64_3200 = 199 199 { 200 200 /*.pszName = */ "AMD Athlon 64 3200+", -
trunk/src/VBox/VMM/VMMR3/cpus/AMD_FX_8150_Eight_Core.h
r50590 r53624 25 25 * CPUID leaves for AMD FX(tm)-8150 Eight-Core Processor. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_FX_8150_Eight_Core[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_FX_8150_Eight_Core[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000d, 0x68747541, 0x444d4163, 0x69746e65, 0 }, … … 85 85 * MSR ranges for AMD FX(tm)-8150 Eight-Core Processor. 86 86 */ 87 static CPUMMSRRANGE const g_aMsrRanges_AMD_FX_8150_Eight_Core[] = 87 static CPUMMSRRANGE const g_aMsrRanges_AMD_FX_8150_Eight_Core[] = 88 88 { 89 89 MAL(0x00000000, "IA32_P5_MC_ADDR", 0x00000402), … … 355 355 * Database entry for AMD FX(tm)-8150 Eight-Core Processor. 356 356 */ 357 static CPUMDBENTRY const g_Entry_AMD_FX_8150_Eight_Core = 357 static CPUMDBENTRY const g_Entry_AMD_FX_8150_Eight_Core = 358 358 { 359 359 /*.pszName = */ "AMD FX-8150 Eight-Core", -
trunk/src/VBox/VMM/VMMR3/cpus/AMD_Phenom_II_X6_1100T.h
r50590 r53624 25 25 * CPUID leaves for AMD Phenom(tm) II X6 1100T Processor. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_Phenom_II_X6_1100T[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_AMD_Phenom_II_X6_1100T[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x00000006, 0x68747541, 0x444d4163, 0x69746e65, 0 }, … … 70 70 * MSR ranges for AMD Phenom(tm) II X6 1100T Processor. 71 71 */ 72 static CPUMMSRRANGE const g_aMsrRanges_AMD_Phenom_II_X6_1100T[] = 72 static CPUMMSRRANGE const g_aMsrRanges_AMD_Phenom_II_X6_1100T[] = 73 73 { 74 74 MAL(0x00000000, "IA32_P5_MC_ADDR", 0x00000402), … … 244 244 * Database entry for AMD Phenom(tm) II X6 1100T Processor. 245 245 */ 246 static CPUMDBENTRY const g_Entry_AMD_Phenom_II_X6_1100T = 246 static CPUMDBENTRY const g_Entry_AMD_Phenom_II_X6_1100T = 247 247 { 248 248 /*.pszName = */ "AMD Phenom II X6 1100T", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Core_i5_3570.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Core(TM) i5-3570 CPU @ 3.40GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i5_3570[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i5_3570[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000d, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 58 58 * MSR ranges for Intel(R) Core(TM) i5-3570 CPU @ 3.40GHz. 59 59 */ 60 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i5_3570[] = 60 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i5_3570[] = 61 61 { 62 62 MFX(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr, Ia32P5McAddr, 0, UINT64_C(0xffffffffffffffe0), 0), /* value=0x1f */ … … 311 311 * Database entry for Intel(R) Core(TM) i5-3570 CPU @ 3.40GHz. 312 312 */ 313 static CPUMDBENTRY const g_Entry_Intel_Core_i5_3570 = 313 static CPUMDBENTRY const g_Entry_Intel_Core_i5_3570 = 314 314 { 315 315 /*.pszName = */ "Intel Core i5-3570", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Core_i7_2635QM.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Core(TM) i7-2635QM CPU @ 2.00GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_2635QM[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_2635QM[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000d, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 64 64 * MSR ranges for Intel(R) Core(TM) i7-2635QM CPU @ 2.00GHz. 65 65 */ 66 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_2635QM[] = 66 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_2635QM[] = 67 67 { 68 68 MFX(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr, Ia32P5McAddr, 0, UINT64_C(0xffffffffffffffe0), 0), /* value=0x1f */ … … 302 302 * Database entry for Intel(R) Core(TM) i7-2635QM CPU @ 2.00GHz. 303 303 */ 304 static CPUMDBENTRY const g_Entry_Intel_Core_i7_2635QM = 304 static CPUMDBENTRY const g_Entry_Intel_Core_i7_2635QM = 305 305 { 306 306 /*.pszName = */ "Intel Core i7-2635QM", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Core_i7_3820QM.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Core(TM) i7-3820QM CPU @ 2.70GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_3820QM[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_3820QM[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000d, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 58 58 * MSR ranges for Intel(R) Core(TM) i7-3820QM CPU @ 2.70GHz. 59 59 */ 60 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_3820QM[] = 60 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_3820QM[] = 61 61 { 62 62 MFX(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr, Ia32P5McAddr, 0, UINT64_C(0xffffffffffffffe0), 0), /* value=0x1f */ … … 353 353 * Database entry for Intel(R) Core(TM) i7-3820QM CPU @ 2.70GHz. 354 354 */ 355 static CPUMDBENTRY const g_Entry_Intel_Core_i7_3820QM = 355 static CPUMDBENTRY const g_Entry_Intel_Core_i7_3820QM = 356 356 { 357 357 /*.pszName = */ "Intel Core i7-3820QM", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Core_i7_3960X.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Core(TM) i7-3960X CPU @ 3.30GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_3960X[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Core_i7_3960X[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000d, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 67 67 * MSR ranges for Intel(R) Core(TM) i7-3960X CPU @ 3.30GHz. 68 68 */ 69 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_3960X[] = 69 static CPUMMSRRANGE const g_aMsrRanges_Intel_Core_i7_3960X[] = 70 70 { 71 71 MFX(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr, Ia32P5McAddr, 0, UINT64_C(0xffffffffffffffe0), 0), /* value=0x1f */ … … 341 341 * Database entry for Intel(R) Core(TM) i7-3960X CPU @ 3.30GHz. 342 342 */ 343 static CPUMDBENTRY const g_Entry_Intel_Core_i7_3960X = 343 static CPUMDBENTRY const g_Entry_Intel_Core_i7_3960X = 344 344 { 345 345 /*.pszName = */ "Intel Core i7-3960X", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Pentium_4_3_00GHz.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Pentium(R) 4 CPU 3.00GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Pentium_4_3_00GHz[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Pentium_4_3_00GHz[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x00000005, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 52 52 * MSR ranges for Intel(R) Pentium(R) 4 CPU 3.00GHz. 53 53 */ 54 static CPUMMSRRANGE const g_aMsrRanges_Intel_Pentium_4_3_00GHz[] = 54 static CPUMMSRRANGE const g_aMsrRanges_Intel_Pentium_4_3_00GHz[] = 55 55 { 56 56 MFO(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr), /* value=0xc55df88 */ … … 249 249 * Database entry for Intel(R) Pentium(R) 4 CPU 3.00GHz. 250 250 */ 251 static CPUMDBENTRY const g_Entry_Intel_Pentium_4_3_00GHz = 251 static CPUMDBENTRY const g_Entry_Intel_Pentium_4_3_00GHz = 252 252 { 253 253 /*.pszName = */ "Intel Pentium 4 3.00GHz", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Pentium_M_processor_2_00GHz.h
r50590 r53624 25 25 * CPUID leaves for Intel(R) Pentium(R) M processor 2.00GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Pentium_M_processor_2_00GHz[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Pentium_M_processor_2_00GHz[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x00000002, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 43 43 * MSR ranges for Intel(R) Pentium(R) M processor 2.00GHz. 44 44 */ 45 static CPUMMSRRANGE const g_aMsrRanges_Intel_Pentium_M_processor_2_00GHz[] = 45 static CPUMMSRRANGE const g_aMsrRanges_Intel_Pentium_M_processor_2_00GHz[] = 46 46 { 47 47 MFI(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr), /* value=0x0 */ … … 188 188 * Database entry for Intel(R) Pentium(R) M processor 2.00GHz. 189 189 */ 190 static CPUMDBENTRY const g_Entry_Intel_Pentium_M_processor_2_00GHz = 190 static CPUMDBENTRY const g_Entry_Intel_Pentium_M_processor_2_00GHz = 191 191 { 192 192 /*.pszName = */ "Intel Pentium M processor 2.00GHz", -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_Xeon_X5482_3_20GHz.h
r51288 r53624 25 25 * CPUID leaves for Intel(R) Xeon(R) CPU X5482 @ 3.20GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Xeon_X5482_3_20GHz[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_Xeon_X5482_3_20GHz[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000a, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, … … 55 55 * MSR ranges for Intel(R) Xeon(R) CPU X5482 @ 3.20GHz. 56 56 */ 57 static CPUMMSRRANGE const g_aMsrRanges_Intel_Xeon_X5482_3_20GHz[] = 57 static CPUMMSRRANGE const g_aMsrRanges_Intel_Xeon_X5482_3_20GHz[] = 58 58 { 59 59 MFO(0x00000000, "IA32_P5_MC_ADDR", Ia32P5McAddr), /* value=0x610010 */ … … 217 217 * Database entry for Intel(R) Xeon(R) CPU X5482 @ 3.20GHz. 218 218 */ 219 static CPUMDBENTRY const g_Entry_Intel_Xeon_X5482_3_20GHz = 219 static CPUMDBENTRY const g_Entry_Intel_Xeon_X5482_3_20GHz = 220 220 { 221 221 /*.pszName = */ "Intel Xeon X5482 3.20GHz", -
trunk/src/VBox/VMM/VMMR3/cpus/Quad_Core_AMD_Opteron_2384.h
r50590 r53624 25 25 * CPUID leaves for Quad-Core AMD Opteron(tm) Processor 2384. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Quad_Core_AMD_Opteron_2384[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Quad_Core_AMD_Opteron_2384[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x00000005, 0x68747541, 0x444d4163, 0x69746e65, 0 }, … … 69 69 * MSR ranges for Quad-Core AMD Opteron(tm) Processor 2384. 70 70 */ 71 static CPUMMSRRANGE const g_aMsrRanges_Quad_Core_AMD_Opteron_2384[] = 71 static CPUMMSRRANGE const g_aMsrRanges_Quad_Core_AMD_Opteron_2384[] = 72 72 { 73 73 MAL(0x00000000, "IA32_P5_MC_ADDR", 0x00000402), … … 242 242 * Database entry for Quad-Core AMD Opteron(tm) Processor 2384. 243 243 */ 244 static CPUMDBENTRY const g_Entry_Quad_Core_AMD_Opteron_2384 = 244 static CPUMDBENTRY const g_Entry_Quad_Core_AMD_Opteron_2384 = 245 245 { 246 246 /*.pszName = */ "Quad-Core AMD Opteron 2384", -
trunk/src/VBox/VMM/VMMR3/cpus/VIA_QuadCore_L4700_1_2_GHz.h
r51288 r53624 25 25 * CPUID leaves for VIA QuadCore L4700 @ 1.2+ GHz. 26 26 */ 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_VIA_QuadCore_L4700_1_2_GHz[] = 27 static CPUMCPUIDLEAF const g_aCpuIdLeaves_VIA_QuadCore_L4700_1_2_GHz[] = 28 28 { 29 29 { 0x00000000, 0x00000000, 0x00000000, 0x0000000a, 0x746e6543, 0x736c7561, 0x48727561, 0 }, … … 60 60 * MSR ranges for VIA QuadCore L4700 @ 1.2+ GHz. 61 61 */ 62 static CPUMMSRRANGE const g_aMsrRanges_VIA_QuadCore_L4700_1_2_GHz[] = 62 static CPUMMSRRANGE const g_aMsrRanges_VIA_QuadCore_L4700_1_2_GHz[] = 63 63 { 64 64 RVI(0x00000000, 0x00000005, "ZERO_0000_0000_THRU_0000_0005", 0), … … 376 376 * Database entry for VIA QuadCore L4700 @ 1.2+ GHz. 377 377 */ 378 static CPUMDBENTRY const g_Entry_VIA_QuadCore_L4700_1_2_GHz = 378 static CPUMDBENTRY const g_Entry_VIA_QuadCore_L4700_1_2_GHz = 379 379 { 380 380 /*.pszName = */ "VIA QuadCore L4700 1.2+ GHz",
Note:
See TracChangeset
for help on using the changeset viewer.