Changeset 66649 in vbox for trunk/src/VBox/VMM
- Timestamp:
- Apr 22, 2017 9:27:06 AM (8 years ago)
- svn:sync-xref-src-repo-rev:
- 115006
- Location:
- trunk/src/VBox/VMM
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/VBox/VMM/VMMAll/PGMAllBth.h
r65981 r66649 571 571 pfLockTaken)); 572 572 rc = PGM_BTH_NAME(SyncPage)(pVCpu, PdeSrcDummy, pvFault, 1, uErr); 573 # 573 #endif 574 574 AssertRC(rc); 575 575 PGM_INVL_PG(pVCpu, pvFault); … … 635 635 return VINF_SUCCESS; 636 636 } 637 #ifdef DEBUG_bird 638 AssertMsg(GstWalk.Pde.u == GstWalk.pPde->u || GstWalk.pPte->u == GstWalk.pPde->u || pVM->cCpus > 1, ("%RX64 %RX64\n", (uint64_t)GstWalk.Pde.u, (uint64_t)GstWalk.pPde->u)); // - triggers with smp w7 guests. 639 AssertMsg(GstWalk.Core.fBigPage || GstWalk.Pte.u == GstWalk.pPte->u || pVM->cCpus > 1, ("%RX64 %RX64\n", (uint64_t)GstWalk.Pte.u, (uint64_t)GstWalk.pPte->u)); // - ditto. 640 #endif 637 //AssertMsg(GstWalk.Pde.u == GstWalk.pPde->u || GstWalk.pPte->u == GstWalk.pPde->u, ("%RX64 %RX64\n", (uint64_t)GstWalk.Pde.u, (uint64_t)GstWalk.pPde->u)); - triggers with smp w7 guests. 638 //AssertMsg(GstWalk.Core.fBigPage || GstWalk.Pte.u == GstWalk.pPte->u, ("%RX64 %RX64\n", (uint64_t)GstWalk.Pte.u, (uint64_t)GstWalk.pPte->u)); - ditto. 641 639 } 642 640 … … 679 677 } 680 678 681 # if PGM_WITH_PAGING(PGM_GST_TYPE, PGM_SHW_TYPE) && !defined(PGM_WITHOUT_MAPPINGS)679 # if PGM_WITH_PAGING(PGM_GST_TYPE, PGM_SHW_TYPE) && !defined(PGM_WITHOUT_MAPPINGS) 682 680 /* 683 681 * Check if this address is within any of our mappings. … … 1135 1133 rc2 = PGMShwGetPage(pVCpu, pvFault, &fPageShw, NULL); 1136 1134 1137 #if 01138 1135 /* 1139 1136 * Compare page flags. … … 1149 1146 ("Page flags mismatch! pvFault=%RGv uErr=%x GCPhys=%RGp fPageShw=%RX64 fPageGst=%RX64 rc=%d\n", 1150 1147 pvFault, (uint32_t)uErr, GCPhys, fPageShw, fPageGst, rc)); 1151 01:01:15.623511 00:08:43.266063 Expression: (fPageShw & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK)) == (fPageGst & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK)) || ( pVCpu->pgm.s.cNetwareWp0Hacks > 0 && (fPageShw & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK | X86_PTE_RW | X86_PTE_US)) == (fPageGst & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK | X86_PTE_RW | X86_PTE_US)) && (fPageShw & (X86_PTE_RW | X86_PTE_US)) == X86_PTE_RW && (fPageGst & (X86_PTE_RW | X86_PTE_US)) == X86_PTE_US)1152 01:01:15.623511 00:08:43.266064 Location : e:\vbox\svn\trunk\srcPage flags mismatch! pvFault=fffff801b0d7b000 uErr=11 GCPhys=0000000019b52000 fPageShw=0 fPageGst=77b0000000000121 rc=01153 1154 01:01:15.625516 00:08:43.268051 Expression: (fPageShw & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK)) == (fPageGst & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK)) || ( pVCpu->pgm.s.cNetwareWp0Hacks > 0 && (fPageShw & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK | X86_PTE_RW | X86_PTE_US)) == (fPageGst & ~(X86_PTE_A | X86_PTE_D | X86_PTE_AVL_MASK | X86_PTE_RW | X86_PTE_US)) && (fPageShw & (X86_PTE_RW | X86_PTE_US)) == X86_PTE_RW && (fPageGst & (X86_PTE_RW | X86_PTE_US)) == X86_PTE_US)1155 01:01:15.625516 00:08:43.268051 Location :1156 e:\vbox\svn\trunk\srcPage flags mismatch!1157 pvFault=fffff801b0d7b0001158 uErr=11 X86_TRAP_PF_ID | X86_TRAP_PF_P1159 GCPhys=0000000019b520001160 fPageShw=01161 fPageGst=77b00000000001211162 rc=01163 #endif1164 1165 1148 } 1166 1149 else -
trunk/src/VBox/VMM/VMMR3/IEMR3.cpp
r65824 r66649 125 125 # define IEM_DO_INSTR_STAT(a_Name, a_szDesc) \ 126 126 STAMR3RegisterF(pVM, &pVCpu->iem.s.pStatsCCR3->a_Name, STAMTYPE_U32_RESET, STAMVISIBILITY_USED, \ 127 STAMUNIT_COUNT, a_szDesc, "/IEM/CPU%u/ instr-RZ/" #a_Name, idCpu); \127 STAMUNIT_COUNT, a_szDesc, "/IEM/CPU%u/r0-rc-Instr/" #a_Name, idCpu); \ 128 128 STAMR3RegisterF(pVM, &pVCpu->iem.s.pStatsR3->a_Name, STAMTYPE_U32_RESET, STAMVISIBILITY_USED, \ 129 STAMUNIT_COUNT, a_szDesc, "/IEM/CPU%u/ instr-R3/" #a_Name, idCpu);129 STAMUNIT_COUNT, a_szDesc, "/IEM/CPU%u/r3-Instr/" #a_Name, idCpu); 130 130 # include "IEMInstructionStatisticsTmpl.h" 131 131 # undef IEM_DO_INSTR_STAT
Note:
See TracChangeset
for help on using the changeset viewer.