Changeset 70399 in vbox for trunk/src/VBox/VMM/VMMR3/cpus
- Timestamp:
- Jan 1, 2018 12:31:26 PM (7 years ago)
- svn:sync-xref-src-repo-rev:
- 120004
- Location:
- trunk/src/VBox/VMM/VMMR3/cpus
- Files:
-
- 1 edited
- 1 copied
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/VBox/VMM/VMMR3/cpus/Intel_80386.h
r69111 r70399 24 24 * Fake CPUID leaves for Intel(R) 80386. 25 25 * 26 * We fake these to keep the CPUM ignorant of CPUs wi htoutCPUID leaves26 * We fake these to keep the CPUM ignorant of CPUs withou CPUID leaves 27 27 * and avoid having to seed CPUM::GuestFeatures filling with bits from the 28 28 * CPUMDBENTRY. -
trunk/src/VBox/VMM/VMMR3/cpus/Intel_80486.h
r70393 r70399 1 1 /* $Id$ */ 2 2 /** @file 3 * CPU database entry "Intel 80 386".3 * CPU database entry "Intel 80486". 4 4 * Handcrafted. 5 5 */ … … 17 17 */ 18 18 19 #ifndef VBOX_CPUDB_Intel_80 38620 #define VBOX_CPUDB_Intel_80 38619 #ifndef VBOX_CPUDB_Intel_80486 20 #define VBOX_CPUDB_Intel_80486 21 21 22 22 #ifndef CPUM_DB_STANDALONE 23 23 /** 24 * Fake CPUID leaves for Intel(R) 80 386.24 * Fake CPUID leaves for Intel(R) 80486(DX2). 25 25 * 26 * We fake these to keep the CPUM ignorant of CPUs wihtout CPUID leaves 27 * and avoid having to seed CPUM::GuestFeatures filling with bits from the 28 * CPUMDBENTRY. 26 * The extended leaves are fake to make CPUM happy. 29 27 */ 30 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_80 386[] =28 static CPUMCPUIDLEAF const g_aCpuIdLeaves_Intel_80486[] = 31 29 { 32 30 { 0x00000000, 0x00000000, 0x00000000, 0x00000001, 0x756e6547, 0x6c65746e, 0x49656e69, 0 }, 33 { 0x00000001, 0x00000000, 0x00000000, 0x00000 300, 0x00000100, 0x00000000, 0x00000000, 0 },31 { 0x00000001, 0x00000000, 0x00000000, 0x00000430, 0x00000100, 0x00000000, 0x00000111, 0 }, 34 32 { 0x80000000, 0x00000000, 0x00000000, 0x80000008, 0x00000000, 0x00000000, 0x00000000, 0 }, 35 33 { 0x80000001, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0 }, 36 { 0x80000002, 0x00000000, 0x00000000, 0x65746e49, 0x2952286c, 0x3 3303820, 0x20203638, 0 },37 { 0x80000003, 0x00000000, 0x00000000, 0x202020 20, 0x20202020, 0x20202020, 0x20202020, 0 },34 { 0x80000002, 0x00000000, 0x00000000, 0x65746e49, 0x2952286c, 0x34303820, 0x58443638, 0 }, 35 { 0x80000003, 0x00000000, 0x00000000, 0x20202032, 0x20202020, 0x20202020, 0x20202020, 0 }, 38 36 { 0x80000004, 0x00000000, 0x00000000, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0 }, 39 37 { 0x80000005, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0 }, 40 38 { 0x80000006, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0 }, 41 39 { 0x80000007, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0 }, 42 { 0x80000008, 0x00000000, 0x00000000, 0x0000 1818, 0x00000000, 0x00000000, 0x00000000, 0 },40 { 0x80000008, 0x00000000, 0x00000000, 0x00002020, 0x00000000, 0x00000000, 0x00000000, 0 }, 43 41 }; 44 42 #endif /* !CPUM_DB_STANDALONE */ 45 43 46 44 /** 47 * Database entry for Intel(R) 80 386.45 * Database entry for Intel(R) 80486. 48 46 */ 49 static CPUMDBENTRY const g_Entry_Intel_80 386 =47 static CPUMDBENTRY const g_Entry_Intel_80486 = 50 48 { 51 /*.pszName = */ "Intel 80 386",52 /*.pszFullName = */ "Intel(R) 80 386",49 /*.pszName = */ "Intel 80486", 50 /*.pszFullName = */ "Intel(R) 80486DX2", 53 51 /*.enmVendor = */ CPUMCPUVENDOR_INTEL, 54 /*.uFamily = */ 3,55 /*.uModel = */ 0,52 /*.uFamily = */ 4, 53 /*.uModel = */ 3, 56 54 /*.uStepping = */ 0, 57 /*.enmMicroarch = */ kCpumMicroarch_Intel_80 386,55 /*.enmMicroarch = */ kCpumMicroarch_Intel_80486, 58 56 /*.uScalableBusFreq = */ CPUM_SBUSFREQ_UNKNOWN, 59 /*.fFlags = */ CPUDB_F_EXECUTE_ALL_IN_IEM,60 /*.cMaxPhysAddrWidth= */ 24,57 /*.fFlags = */ 0, 58 /*.cMaxPhysAddrWidth= */ 32, 61 59 /*.fMxCsrMask = */ 0, 62 /*.paCpuIdLeaves = */ NULL_ALONE(g_aCpuIdLeaves_Intel_80 386),63 /*.cCpuIdLeaves = */ ZERO_ALONE(RT_ELEMENTS(g_aCpuIdLeaves_Intel_80 386)),60 /*.paCpuIdLeaves = */ NULL_ALONE(g_aCpuIdLeaves_Intel_80486), 61 /*.cCpuIdLeaves = */ ZERO_ALONE(RT_ELEMENTS(g_aCpuIdLeaves_Intel_80486)), 64 62 /*.enmUnknownCpuId = */ CPUMUNKNOWNCPUID_DEFAULTS, 65 63 /*.DefUnknownCpuId = */ { 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, … … 69 67 }; 70 68 71 #endif /* !VBOX_CPUDB_Intel_80 386 */69 #endif /* !VBOX_CPUDB_Intel_80486 */ 72 70
Note:
See TracChangeset
for help on using the changeset viewer.