include

Timestamp:

Jan 7, 2019 1:48:16 PM (6 years ago)

Author:

vboxsync

svn:sync-xref-src-repo-rev:

127984

Message:

Port r124260, r124263, r124271, r124273, r124277, r124278, r124279, r124284, r124285, r124286, r124287, r124288, r124289 and r124290 (Ported fixes over from 5.2, see bugref:9179 for more information)

Location:

trunk

Files:

trunk

Property svn:mergeinfo

Property svn:mergeinfo

old	new
8	8	/branches/VBox-5.0/src/VBox:104938,104943,104950,104987-104988,104990,106453
9	9	/branches/VBox-5.1/src/VBox:112367,116543,116550,116568,116573
10		/branches/VBox-5.2/src/VBox:119536,120083,120099,120213,120221,120239,123597-123598,123600-123601,123755,125768,125779-125780,125812
	10	/branches/VBox-5.2/src/VBox:119536,120083,120099,120213,120221,120239,123597-123598,123600-123601,123755,124263,124273,124277-124279,124284-124286,124288-124290,125768,125779-125780,125812
11	11	/branches/andy/draganddrop/src/VBox:90781-91268
12	12	/branches/andy/guestctrl20/src/VBox:78916,78930

r76585	r76678
543	543	int cpumR3DbGetCpuInfo(const char *pszName, PCPUMINFO pInfo);
544	544	int cpumR3MsrRangesInsert(PVM pVM, PCPUMMSRRANGE ppaMsrRanges, uint32_t pcMsrRanges, PCCPUMMSRRANGE pNewRange);
	545	int cpumR3MsrReconcileWithCpuId(PVM pVM);
545	546	int cpumR3MsrApplyFudge(PVM pVM);
546	547	int cpumR3MsrRegStats(PVM pVM);

-              r76585
+              r76678
     /** Set if indirect branch prediction barrier on VM entry. */
     bool                        fIbpbOnVmEntry;
+    /** Set if level 1 data cache should be flushed on VM entry. */
+    bool                        fL1dFlushOnVmEntry;
+    /** Set if level 1 data cache should be flushed on EMT scheduling. */
+    bool                        fL1dFlushOnSched;
     /** Set if host manages speculation control settings. */
     bool                        fSpecCtrlByHost;
-    /** Explicit padding. */
-    bool                        afPadding[2];
     /** Maximum ASID allowed. */

Note: See TracChangeset for help on using the changeset viewer.