iprt

Timestamp:

May 21, 2019 1:56:11 PM (6 years ago)

Author:

vboxsync

svn:sync-xref-src-repo-rev:

130700

Message:

Forward ported 130474,130475,130477,130479. bugref:9453

Location:

trunk

Files:

trunk ¶

Property svn:mergeinfo

old	new
9	9	/branches/VBox-5.1:112367,115992,116543,116550,116568,116573
10	10	/branches/VBox-5.2:119536,120083,120099,120213,120221,120239,123597-123598,123600-123601,123755,124260,124263,124271,124273,124277-124279,124284-124286,124288-124290,125768,125779-125780,125812
	11	/branches/VBox-6.0:130474-130475,130477,130479
11	12	/branches/aeichner/vbox-chromium-cleanup:129816,129818-129851,129853-129861,129871-129872,129876,129880,129882,130013-130015,130036,130094-130095
12	13	/branches/andy/draganddrop:90781-91268

-              r77293
+              r78632
 #define X86_CPUID_STEXT_FEATURE_ECX_SGX_LC            RT_BIT_32(30)
+/** EDX Bit 10 - MD_CLEAR - Supports flushing MDS related buffers. */
+#define X86_CPUID_STEXT_FEATURE_EDX_MD_CLEAR          RT_BIT_32(10)
 /** EDX Bit 26 - IBRS & IBPB - Supports the IBRS flag in IA32_SPEC_CTRL and
  *  IBPB command in IA32_PRED_CMD. */
 …
  * This is also the case when MSR_IA32_ARCH_CAP_F_RDCL_NO is set. */
 #define MSR_IA32_ARCH_CAP_F_VMM_NEED_NOT_FLUSH_L1D RT_BIT_32(3)
+/** CPU does not suffer from MDS issues. */
+#define MSR_IA32_ARCH_CAP_F_MDS_NO          RT_BIT_32(4)
 /** Flush command register. */

Note: See TracChangeset for help on using the changeset viewer.