VirtualBox

Changeset 96211 in vbox


Ignore:
Timestamp:
Aug 15, 2022 9:31:08 AM (2 years ago)
Author:
vboxsync
Message:

iprt/x86.h,x86.mac: Added _BIT defines to accompany the X86_FSW_xE define. bugref:10261

Location:
trunk/include/iprt
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • trunk/include/iprt/x86.h

    r96204 r96211  
    32743274/** Exception Flag: Invalid operation.  */
    32753275#define X86_FSW_IE          RT_BIT_32(0)
     3276#define X86_FSW_IE_BIT      0
    32763277/** Exception Flag: Denormalized operand.  */
    32773278#define X86_FSW_DE          RT_BIT_32(1)
     3279#define X86_FSW_DE_BIT      1
    32783280/** Exception Flag: Zero divide.  */
    32793281#define X86_FSW_ZE          RT_BIT_32(2)
     3282#define X86_FSW_ZE_BIT      2
    32803283/** Exception Flag: Overflow.  */
    32813284#define X86_FSW_OE          RT_BIT_32(3)
     3285#define X86_FSW_OE_BIT      3
    32823286/** Exception Flag: Underflow.  */
    32833287#define X86_FSW_UE          RT_BIT_32(4)
     3288#define X86_FSW_UE_BIT      4
    32843289/** Exception Flag: Precision.  */
    32853290#define X86_FSW_PE          RT_BIT_32(5)
     3291#define X86_FSW_PE_BIT      5
    32863292/** Stack fault. */
    32873293#define X86_FSW_SF          RT_BIT_32(6)
     3294#define X86_FSW_SF_BIT      6
    32883295/** Error summary status. */
    32893296#define X86_FSW_ES          RT_BIT_32(7)
     3297#define X86_FSW_ES_BIT      7
    32903298/** Mask of exceptions flags, excluding the summary bit. */
    32913299#define X86_FSW_XCPT_MASK   UINT16_C(0x007f)
  • trunk/include/iprt/x86.mac

    r96204 r96211  
    10571057%endif
    10581058%define X86_FSW_IE          RT_BIT_32(0)
     1059%define X86_FSW_IE_BIT      0
    10591060%define X86_FSW_DE          RT_BIT_32(1)
     1061%define X86_FSW_DE_BIT      1
    10601062%define X86_FSW_ZE          RT_BIT_32(2)
     1063%define X86_FSW_ZE_BIT      2
    10611064%define X86_FSW_OE          RT_BIT_32(3)
     1065%define X86_FSW_OE_BIT      3
    10621066%define X86_FSW_UE          RT_BIT_32(4)
     1067%define X86_FSW_UE_BIT      4
    10631068%define X86_FSW_PE          RT_BIT_32(5)
     1069%define X86_FSW_PE_BIT      5
    10641070%define X86_FSW_SF          RT_BIT_32(6)
     1071%define X86_FSW_SF_BIT      6
    10651072%define X86_FSW_ES          RT_BIT_32(7)
     1073%define X86_FSW_ES_BIT      7
    10661074%define X86_FSW_XCPT_MASK   0x007f
    10671075%define X86_FSW_XCPT_ES_MASK 0x00ff
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette