EMAll.cpp@ 49966

Last change on this file since 49966 was 49481, checked in by vboxsync, 11 years ago
VMM: Warnings.
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 140.2 KB

Line
1	/* $Id: EMAll.cpp 49481 2013-11-14 15:18:56Z vboxsync $ */
2	/** @file
3	* EM - Execution Monitor(/Manager) - All contexts
4	*/
5
6	/*
7	* Copyright (C) 2006-2013 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	/*******************************************************************************
19	* Header Files *
20	*******************************************************************************/
21	#define LOG_GROUP LOG_GROUP_EM
22	#include <VBox/vmm/em.h>
23	#include <VBox/vmm/mm.h>
24	#include <VBox/vmm/selm.h>
25	#include <VBox/vmm/patm.h>
26	#include <VBox/vmm/csam.h>
27	#include <VBox/vmm/pgm.h>
28	#ifdef VBOX_WITH_IEM
29	# include <VBox/vmm/iem.h>
30	#endif
31	#include <VBox/vmm/iom.h>
32	#include <VBox/vmm/stam.h>
33	#include "EMInternal.h"
34	#include <VBox/vmm/vm.h>
35	#include <VBox/vmm/vmm.h>
36	#include <VBox/vmm/hm.h>
37	#include <VBox/vmm/tm.h>
38	#include <VBox/vmm/pdmapi.h>
39	#include <VBox/param.h>
40	#include <VBox/err.h>
41	#include <VBox/dis.h>
42	#include <VBox/disopcode.h>
43	#include <VBox/log.h>
44	#include "internal/pgm.h"
45	#include <iprt/assert.h>
46	#include <iprt/asm.h>
47	#include <iprt/string.h>
48
49	#ifndef IN_RC
50	#undef VBOX_WITH_IEM
51	#endif
52	#ifdef VBOX_WITH_IEM
53	//# define VBOX_COMPARE_IEM_AND_EM /* debugging... */
54	//# define VBOX_SAME_AS_EM
55	//# define VBOX_COMPARE_IEM_LAST
56	#endif
57
58	#ifdef VBOX_WITH_RAW_RING1
59	# define EM_EMULATE_SMSW
60	#endif
61
62
63	/*******************************************************************************
64	* Defined Constants And Macros *
65	*******************************************************************************/
66	/** @def EM_ASSERT_FAULT_RETURN
67	* Safety check.
68	*
69	* Could in theory misfire on a cross page boundary access...
70	*
71	* Currently disabled because the CSAM (+ PATM) patch monitoring occasionally
72	* turns up an alias page instead of the original faulting one and annoying the
73	* heck out of anyone running a debug build. See @bugref{2609} and @bugref{1931}.
74	*/
75	#if 0
76	# define EM_ASSERT_FAULT_RETURN(expr, rc) AssertReturn(expr, rc)
77	#else
78	# define EM_ASSERT_FAULT_RETURN(expr, rc) do { } while (0)
79	#endif
80
81
82	/*******************************************************************************
83	* Internal Functions *
84	*******************************************************************************/
85	#if !defined(VBOX_WITH_IEM) \|\| defined(VBOX_COMPARE_IEM_AND_EM)
86	DECLINLINE(VBOXSTRICTRC) emInterpretInstructionCPUOuter(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
87	RTGCPTR pvFault, EMCODETYPE enmCodeType, uint32_t *pcbSize);
88	#endif
89
90
91	/*******************************************************************************
92	* Global Variables *
93	*******************************************************************************/
94	#ifdef VBOX_COMPARE_IEM_AND_EM
95	static const uint32_t g_fInterestingFFs = VMCPU_FF_TO_R3
96	\| VMCPU_FF_CSAM_PENDING_ACTION \| VMCPU_FF_CSAM_SCAN_PAGE \| VMCPU_FF_INHIBIT_INTERRUPTS
97	\| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_TSS \| VMCPU_FF_TRPM_SYNC_IDT
98	\| VMCPU_FF_TLB_FLUSH \| VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL;
99	static uint32_t g_fIncomingFFs;
100	static CPUMCTX g_IncomingCtx;
101	static bool g_fIgnoreRaxRdx = false;
102
103	static uint32_t g_fEmFFs;
104	static CPUMCTX g_EmCtx;
105	static uint8_t g_abEmWrote[256];
106	static size_t g_cbEmWrote;
107
108	static uint32_t g_fIemFFs;
109	static CPUMCTX g_IemCtx;
110	extern uint8_t g_abIemWrote[256];
111	#if defined(VBOX_COMPARE_IEM_FIRST) \|\| defined(VBOX_COMPARE_IEM_LAST)
112	extern size_t g_cbIemWrote;
113	#else
114	static size_t g_cbIemWrote;
115	#endif
116	#endif
117
118
119	/**
120	* Get the current execution manager status.
121	*
122	* @returns Current status.
123	* @param pVCpu Pointer to the VMCPU.
124	*/
125	VMM_INT_DECL(EMSTATE) EMGetState(PVMCPU pVCpu)
126	{
127	return pVCpu->em.s.enmState;
128	}
129
130	/**
131	* Sets the current execution manager status. (use only when you know what you're doing!)
132	*
133	* @param pVCpu Pointer to the VMCPU.
134	*/
135	VMM_INT_DECL(void) EMSetState(PVMCPU pVCpu, EMSTATE enmNewState)
136	{
137	/* Only allowed combination: */
138	Assert(pVCpu->em.s.enmState == EMSTATE_WAIT_SIPI && enmNewState == EMSTATE_HALTED);
139	pVCpu->em.s.enmState = enmNewState;
140	}
141
142
143	/**
144	* Sets the PC for which interrupts should be inhibited.
145	*
146	* @param pVCpu Pointer to the VMCPU.
147	* @param PC The PC.
148	*/
149	VMMDECL(void) EMSetInhibitInterruptsPC(PVMCPU pVCpu, RTGCUINTPTR PC)
150	{
151	pVCpu->em.s.GCPtrInhibitInterrupts = PC;
152	VMCPU_FF_SET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
153	}
154
155
156	/**
157	* Gets the PC for which interrupts should be inhibited.
158	*
159	* There are a few instructions which inhibits or delays interrupts
160	* for the instruction following them. These instructions are:
161	* - STI
162	* - MOV SS, r/m16
163	* - POP SS
164	*
165	* @returns The PC for which interrupts should be inhibited.
166	* @param pVCpu Pointer to the VMCPU.
167	*
168	*/
169	VMMDECL(RTGCUINTPTR) EMGetInhibitInterruptsPC(PVMCPU pVCpu)
170	{
171	return pVCpu->em.s.GCPtrInhibitInterrupts;
172	}
173
174
175	/**
176	* Prepare an MWAIT - essentials of the MONITOR instruction.
177	*
178	* @returns VINF_SUCCESS
179	* @param pVCpu The current CPU.
180	* @param rax The content of RAX.
181	* @param rcx The content of RCX.
182	* @param rdx The content of RDX.
183	* @param GCPhys The physical address corresponding to rax.
184	*/
185	VMM_INT_DECL(int) EMMonitorWaitPrepare(PVMCPU pVCpu, uint64_t rax, uint64_t rcx, uint64_t rdx, RTGCPHYS GCPhys)
186	{
187	pVCpu->em.s.MWait.uMonitorRAX = rax;
188	pVCpu->em.s.MWait.uMonitorRCX = rcx;
189	pVCpu->em.s.MWait.uMonitorRDX = rdx;
190	pVCpu->em.s.MWait.fWait \|= EMMWAIT_FLAG_MONITOR_ACTIVE;
191	/** @todo Make use of GCPhys. */
192	NOREF(GCPhys);
193	/** @todo Complete MONITOR implementation. */
194	return VINF_SUCCESS;
195	}
196
197
198	/**
199	* Performs an MWAIT.
200	*
201	* @returns VINF_SUCCESS
202	* @param pVCpu The current CPU.
203	* @param rax The content of RAX.
204	* @param rcx The content of RCX.
205	*/
206	VMM_INT_DECL(int) EMMonitorWaitPerform(PVMCPU pVCpu, uint64_t rax, uint64_t rcx)
207	{
208	pVCpu->em.s.MWait.uMWaitRAX = rax;
209	pVCpu->em.s.MWait.uMWaitRCX = rcx;
210	pVCpu->em.s.MWait.fWait \|= EMMWAIT_FLAG_ACTIVE;
211	if (rcx)
212	pVCpu->em.s.MWait.fWait \|= EMMWAIT_FLAG_BREAKIRQIF0;
213	else
214	pVCpu->em.s.MWait.fWait &= ~EMMWAIT_FLAG_BREAKIRQIF0;
215	/** @todo not completely correct?? */
216	return VINF_EM_HALT;
217	}
218
219
220
221	/**
222	* Determine if we should continue after encountering a mwait instruction.
223	*
224	* Clears MWAIT flags if returning @c true.
225	*
226	* @returns true if we should continue, false if we should halt.
227	* @param pVCpu Pointer to the VMCPU.
228	* @param pCtx Current CPU context.
229	*/
230	VMM_INT_DECL(bool) EMMonitorWaitShouldContinue(PVMCPU pVCpu, PCPUMCTX pCtx)
231	{
232	if ( pCtx->eflags.Bits.u1IF
233	\|\| ( (pVCpu->em.s.MWait.fWait & (EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0))
234	== (EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0)) )
235	{
236	if (VMCPU_FF_IS_PENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC)))
237	{
238	pVCpu->em.s.MWait.fWait &= ~(EMMWAIT_FLAG_ACTIVE \| EMMWAIT_FLAG_BREAKIRQIF0);
239	return true;
240	}
241	}
242
243	return false;
244	}
245
246
247	/**
248	* Determine if we should continue after encountering a hlt instruction.
249	*
250	* @returns true if we should continue, false if we should halt.
251	* @param pVCpu Pointer to the VMCPU.
252	* @param pCtx Current CPU context.
253	*/
254	VMM_INT_DECL(bool) EMShouldContinueAfterHalt(PVMCPU pVCpu, PCPUMCTX pCtx)
255	{
256	if (pCtx->eflags.Bits.u1IF)
257	return !!VMCPU_FF_IS_PENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC));
258	return false;
259	}
260
261
262	/**
263	* Locks REM execution to a single VCPU.
264	*
265	* @param pVM Pointer to the VM.
266	*/
267	VMMDECL(void) EMRemLock(PVM pVM)
268	{
269	#ifdef VBOX_WITH_REM
270	if (!PDMCritSectIsInitialized(&pVM->em.s.CritSectREM))
271	return; /* early init */
272
273	Assert(!PGMIsLockOwner(pVM));
274	Assert(!IOMIsLockWriteOwner(pVM));
275	int rc = PDMCritSectEnter(&pVM->em.s.CritSectREM, VERR_SEM_BUSY);
276	AssertRCSuccess(rc);
277	#endif
278	}
279
280
281	/**
282	* Unlocks REM execution
283	*
284	* @param pVM Pointer to the VM.
285	*/
286	VMMDECL(void) EMRemUnlock(PVM pVM)
287	{
288	#ifdef VBOX_WITH_REM
289	if (!PDMCritSectIsInitialized(&pVM->em.s.CritSectREM))
290	return; /* early init */
291
292	PDMCritSectLeave(&pVM->em.s.CritSectREM);
293	#endif
294	}
295
296
297	/**
298	* Check if this VCPU currently owns the REM lock.
299	*
300	* @returns bool owner/not owner
301	* @param pVM Pointer to the VM.
302	*/
303	VMMDECL(bool) EMRemIsLockOwner(PVM pVM)
304	{
305	#ifdef VBOX_WITH_REM
306	if (!PDMCritSectIsInitialized(&pVM->em.s.CritSectREM))
307	return true; /* early init */
308
309	return PDMCritSectIsOwner(&pVM->em.s.CritSectREM);
310	#else
311	return true;
312	#endif
313	}
314
315
316	/**
317	* Try to acquire the REM lock.
318	*
319	* @returns VBox status code
320	* @param pVM Pointer to the VM.
321	*/
322	VMM_INT_DECL(int) EMRemTryLock(PVM pVM)
323	{
324	#ifdef VBOX_WITH_REM
325	if (!PDMCritSectIsInitialized(&pVM->em.s.CritSectREM))
326	return VINF_SUCCESS; /* early init */
327
328	return PDMCritSectTryEnter(&pVM->em.s.CritSectREM);
329	#else
330	return VINF_SUCCESS;
331	#endif
332	}
333
334
335	/**
336	* @callback_method_impl{FNDISREADBYTES}
337	*/
338	static DECLCALLBACK(int) emReadBytes(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
339	{
340	PVMCPU pVCpu = (PVMCPU)pDis->pvUser;
341	#if defined(IN_RC) \|\| defined(IN_RING3)
342	PVM pVM = pVCpu->CTX_SUFF(pVM);
343	#endif
344	RTUINTPTR uSrcAddr = pDis->uInstrAddr + offInstr;
345	int rc;
346
347	/*
348	* Figure how much we can or must read.
349	*/
350	size_t cbToRead = PAGE_SIZE - (uSrcAddr & PAGE_OFFSET_MASK);
351	if (cbToRead > cbMaxRead)
352	cbToRead = cbMaxRead;
353	else if (cbToRead < cbMinRead)
354	cbToRead = cbMinRead;
355
356	#if defined(VBOX_WITH_RAW_MODE) && (defined(IN_RC) \|\| defined(IN_RING3))
357	/*
358	* We might be called upon to interpret an instruction in a patch.
359	*/
360	if (PATMIsPatchGCAddr(pVCpu->CTX_SUFF(pVM), uSrcAddr))
361	{
362	# ifdef IN_RC
363	memcpy(&pDis->abInstr[offInstr], (void *)(uintptr_t)uSrcAddr, cbToRead);
364	# else
365	memcpy(&pDis->abInstr[offInstr], PATMR3GCPtrToHCPtr(pVCpu->CTX_SUFF(pVM), uSrcAddr), cbToRead);
366	# endif
367	rc = VINF_SUCCESS;
368	}
369	else
370	#endif
371	{
372	# ifdef IN_RC
373	/*
374	* Try access it thru the shadow page tables first. Fall back on the
375	* slower PGM method if it fails because the TLB or page table was
376	* modified recently.
377	*/
378	rc = MMGCRamRead(pVCpu->pVMRC, &pDis->abInstr[offInstr], (void *)(uintptr_t)uSrcAddr, cbToRead);
379	if (rc == VERR_ACCESS_DENIED && cbToRead > cbMinRead)
380	{
381	cbToRead = cbMinRead;
382	rc = MMGCRamRead(pVCpu->pVMRC, &pDis->abInstr[offInstr], (void *)(uintptr_t)uSrcAddr, cbToRead);
383	}
384	if (rc == VERR_ACCESS_DENIED)
385	#endif
386	{
387	rc = PGMPhysSimpleReadGCPtr(pVCpu, &pDis->abInstr[offInstr], uSrcAddr, cbToRead);
388	if (RT_FAILURE(rc))
389	{
390	if (cbToRead > cbMinRead)
391	{
392	cbToRead = cbMinRead;
393	rc = PGMPhysSimpleReadGCPtr(pVCpu, &pDis->abInstr[offInstr], uSrcAddr, cbToRead);
394	}
395	if (RT_FAILURE(rc))
396	{
397	#ifndef IN_RC
398	/*
399	* If we fail to find the page via the guest's page tables
400	* we invalidate the page in the host TLB (pertaining to
401	* the guest in the NestedPaging case). See @bugref{6043}.
402	*/
403	if (rc == VERR_PAGE_TABLE_NOT_PRESENT \|\| rc == VERR_PAGE_NOT_PRESENT)
404	{
405	HMInvalidatePage(pVCpu, uSrcAddr);
406	if (((uSrcAddr + cbToRead - 1) >> PAGE_SHIFT) != (uSrcAddr >> PAGE_SHIFT))
407	HMInvalidatePage(pVCpu, uSrcAddr + cbToRead - 1);
408	}
409	#endif
410	}
411	}
412	}
413	}
414
415	pDis->cbCachedInstr = offInstr + (uint8_t)cbToRead;
416	return rc;
417	}
418
419
420	DECLINLINE(int) emDisCoreOne(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, RTGCUINTPTR InstrGC, uint32_t *pOpsize)
421	{
422	NOREF(pVM);
423	return DISInstrWithReader(InstrGC, (DISCPUMODE)pDis->uCpuMode, emReadBytes, pVCpu, pDis, pOpsize);
424	}
425
426
427	/**
428	* Disassembles the current instruction.
429	*
430	* @returns VBox status code, see SELMToFlatEx and EMInterpretDisasOneEx for
431	* details.
432	*
433	* @param pVM Pointer to the VM.
434	* @param pVCpu Pointer to the VMCPU.
435	* @param pDis Where to return the parsed instruction info.
436	* @param pcbInstr Where to return the instruction size. (optional)
437	*/
438	VMM_INT_DECL(int) EMInterpretDisasCurrent(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, unsigned *pcbInstr)
439	{
440	PCPUMCTXCORE pCtxCore = CPUMCTX2CORE(CPUMQueryGuestCtxPtr(pVCpu));
441	RTGCPTR GCPtrInstr;
442	#if 0
443	int rc = SELMToFlatEx(pVCpu, DISSELREG_CS, pCtxCore, pCtxCore->rip, 0, &GCPtrInstr);
444	#else
445	/** @todo Get the CPU mode as well while we're at it! */
446	int rc = SELMValidateAndConvertCSAddr(pVCpu, pCtxCore->eflags, pCtxCore->ss.Sel, pCtxCore->cs.Sel, &pCtxCore->cs,
447	pCtxCore->rip, &GCPtrInstr);
448	#endif
449	if (RT_FAILURE(rc))
450	{
451	Log(("EMInterpretDisasOne: Failed to convert %RTsel:%RGv (cpl=%d) - rc=%Rrc !!\n",
452	pCtxCore->cs.Sel, (RTGCPTR)pCtxCore->rip, pCtxCore->ss.Sel & X86_SEL_RPL, rc));
453	return rc;
454	}
455	return EMInterpretDisasOneEx(pVM, pVCpu, (RTGCUINTPTR)GCPtrInstr, pCtxCore, pDis, pcbInstr);
456	}
457
458
459	/**
460	* Disassembles one instruction.
461	*
462	* This is used by internally by the interpreter and by trap/access handlers.
463	*
464	* @returns VBox status code.
465	*
466	* @param pVM Pointer to the VM.
467	* @param pVCpu Pointer to the VMCPU.
468	* @param GCPtrInstr The flat address of the instruction.
469	* @param pCtxCore The context core (used to determine the cpu mode).
470	* @param pDis Where to return the parsed instruction info.
471	* @param pcbInstr Where to return the instruction size. (optional)
472	*/
473	VMM_INT_DECL(int) EMInterpretDisasOneEx(PVM pVM, PVMCPU pVCpu, RTGCUINTPTR GCPtrInstr, PCCPUMCTXCORE pCtxCore,
474	PDISCPUSTATE pDis, unsigned *pcbInstr)
475	{
476	NOREF(pVM);
477	Assert(pCtxCore == CPUMGetGuestCtxCore(pVCpu));
478	DISCPUMODE enmCpuMode = CPUMGetGuestDisMode(pVCpu);
479	/** @todo Deal with too long instruction (=> \#GP), opcode read errors (=>
480	* \#PF, \#GP, \#??), undefined opcodes (=> \#UD), and such. */
481	int rc = DISInstrWithReader(GCPtrInstr, enmCpuMode, emReadBytes, pVCpu, pDis, pcbInstr);
482	if (RT_SUCCESS(rc))
483	return VINF_SUCCESS;
484	AssertMsg(rc == VERR_PAGE_NOT_PRESENT \|\| rc == VERR_PAGE_TABLE_NOT_PRESENT, ("DISCoreOne failed to GCPtrInstr=%RGv rc=%Rrc\n", GCPtrInstr, rc));
485	return rc;
486	}
487
488
489	#if defined(VBOX_COMPARE_IEM_FIRST) \|\| defined(VBOX_COMPARE_IEM_LAST)
490	static void emCompareWithIem(PVMCPU pVCpu, PCCPUMCTX pEmCtx, PCCPUMCTX pIemCtx,
491	VBOXSTRICTRC rcEm, VBOXSTRICTRC rcIem,
492	uint32_t cbEm, uint32_t cbIem)
493	{
494	/* Quick compare. */
495	if ( rcEm == rcIem
496	&& cbEm == cbIem
497	&& g_cbEmWrote == g_cbIemWrote
498	&& memcmp(g_abIemWrote, g_abEmWrote, g_cbIemWrote) == 0
499	&& memcmp(pIemCtx, pEmCtx, sizeof(*pIemCtx)) == 0
500	&& (g_fEmFFs & g_fInterestingFFs) == (g_fIemFFs & g_fInterestingFFs)
501	)
502	return;
503
504	/* Report exact differences. */
505	RTLogPrintf("! EM and IEM differs at %04x:%08RGv !\n", g_IncomingCtx.cs.Sel, g_IncomingCtx.rip);
506	if (rcEm != rcIem)
507	RTLogPrintf(" * rcIem=%Rrc rcEm=%Rrc\n", VBOXSTRICTRC_VAL(rcIem), VBOXSTRICTRC_VAL(rcEm));
508	else if (cbEm != cbIem)
509	RTLogPrintf(" * cbIem=%#x cbEm=%#x\n", cbIem, cbEm);
510
511	if (RT_SUCCESS(rcEm) && RT_SUCCESS(rcIem))
512	{
513	if (g_cbIemWrote != g_cbEmWrote)
514	RTLogPrintf("!! g_cbIemWrote=%#x g_cbEmWrote=%#x\n", g_cbIemWrote, g_cbEmWrote);
515	else if (memcmp(g_abIemWrote, g_abEmWrote, g_cbIemWrote))
516	{
517	RTLogPrintf("!! IemWrote %.*Rhxs\n", RT_MIN(RT_MAX(1, g_cbIemWrote), 64), g_abIemWrote);
518	RTLogPrintf("!! EemWrote %.*Rhxs\n", RT_MIN(RT_MAX(1, g_cbIemWrote), 64), g_abIemWrote);
519	}
520
521	if ((g_fEmFFs & g_fInterestingFFs) != (g_fIemFFs & g_fInterestingFFs))
522	RTLogPrintf("!! g_fIemFFs=%#x g_fEmFFs=%#x (diff=%#x)\n", g_fIemFFs & g_fInterestingFFs,
523	g_fEmFFs & g_fInterestingFFs, (g_fIemFFs ^ g_fEmFFs) & g_fInterestingFFs);
524
525	# define CHECK_FIELD(a_Field) \
526	do \
527	{ \
528	if (pEmCtx->a_Field != pIemCtx->a_Field) \
529	{ \
530	switch (sizeof(pEmCtx->a_Field)) \
531	{ \
532	case 1: RTLogPrintf("!! %8s differs - iem=%02x - em=%02x\n", #a_Field, pIemCtx->a_Field, pEmCtx->a_Field); break; \
533	case 2: RTLogPrintf("!! %8s differs - iem=%04x - em=%04x\n", #a_Field, pIemCtx->a_Field, pEmCtx->a_Field); break; \
534	case 4: RTLogPrintf("!! %8s differs - iem=%08x - em=%08x\n", #a_Field, pIemCtx->a_Field, pEmCtx->a_Field); break; \
535	case 8: RTLogPrintf("!! %8s differs - iem=%016llx - em=%016llx\n", #a_Field, pIemCtx->a_Field, pEmCtx->a_Field); break; \
536	default: RTLogPrintf("!! %8s differs\n", #a_Field); break; \
537	} \
538	cDiffs++; \
539	} \
540	} while (0)
541
542	# define CHECK_BIT_FIELD(a_Field) \
543	do \
544	{ \
545	if (pEmCtx->a_Field != pIemCtx->a_Field) \
546	{ \
547	RTLogPrintf("!! %8s differs - iem=%02x - em=%02x\n", #a_Field, pIemCtx->a_Field, pEmCtx->a_Field); \
548	cDiffs++; \
549	} \
550	} while (0)
551
552	# define CHECK_SEL(a_Sel) \
553	do \
554	{ \
555	CHECK_FIELD(a_Sel.Sel); \
556	CHECK_FIELD(a_Sel.Attr.u); \
557	CHECK_FIELD(a_Sel.u64Base); \
558	CHECK_FIELD(a_Sel.u32Limit); \
559	CHECK_FIELD(a_Sel.fFlags); \
560	} while (0)
561
562	unsigned cDiffs = 0;
563	if (memcmp(&pEmCtx->fpu, &pIemCtx->fpu, sizeof(pIemCtx->fpu)))
564	{
565	RTLogPrintf(" the FPU state differs\n");
566	cDiffs++;
567	CHECK_FIELD(fpu.FCW);
568	CHECK_FIELD(fpu.FSW);
569	CHECK_FIELD(fpu.FTW);
570	CHECK_FIELD(fpu.FOP);
571	CHECK_FIELD(fpu.FPUIP);
572	CHECK_FIELD(fpu.CS);
573	CHECK_FIELD(fpu.Rsrvd1);
574	CHECK_FIELD(fpu.FPUDP);
575	CHECK_FIELD(fpu.DS);
576	CHECK_FIELD(fpu.Rsrvd2);
577	CHECK_FIELD(fpu.MXCSR);
578	CHECK_FIELD(fpu.MXCSR_MASK);
579	CHECK_FIELD(fpu.aRegs[0].au64[0]); CHECK_FIELD(fpu.aRegs[0].au64[1]);
580	CHECK_FIELD(fpu.aRegs[1].au64[0]); CHECK_FIELD(fpu.aRegs[1].au64[1]);
581	CHECK_FIELD(fpu.aRegs[2].au64[0]); CHECK_FIELD(fpu.aRegs[2].au64[1]);
582	CHECK_FIELD(fpu.aRegs[3].au64[0]); CHECK_FIELD(fpu.aRegs[3].au64[1]);
583	CHECK_FIELD(fpu.aRegs[4].au64[0]); CHECK_FIELD(fpu.aRegs[4].au64[1]);
584	CHECK_FIELD(fpu.aRegs[5].au64[0]); CHECK_FIELD(fpu.aRegs[5].au64[1]);
585	CHECK_FIELD(fpu.aRegs[6].au64[0]); CHECK_FIELD(fpu.aRegs[6].au64[1]);
586	CHECK_FIELD(fpu.aRegs[7].au64[0]); CHECK_FIELD(fpu.aRegs[7].au64[1]);
587	CHECK_FIELD(fpu.aXMM[ 0].au64[0]); CHECK_FIELD(fpu.aXMM[ 0].au64[1]);
588	CHECK_FIELD(fpu.aXMM[ 1].au64[0]); CHECK_FIELD(fpu.aXMM[ 1].au64[1]);
589	CHECK_FIELD(fpu.aXMM[ 2].au64[0]); CHECK_FIELD(fpu.aXMM[ 2].au64[1]);
590	CHECK_FIELD(fpu.aXMM[ 3].au64[0]); CHECK_FIELD(fpu.aXMM[ 3].au64[1]);
591	CHECK_FIELD(fpu.aXMM[ 4].au64[0]); CHECK_FIELD(fpu.aXMM[ 4].au64[1]);
592	CHECK_FIELD(fpu.aXMM[ 5].au64[0]); CHECK_FIELD(fpu.aXMM[ 5].au64[1]);
593	CHECK_FIELD(fpu.aXMM[ 6].au64[0]); CHECK_FIELD(fpu.aXMM[ 6].au64[1]);
594	CHECK_FIELD(fpu.aXMM[ 7].au64[0]); CHECK_FIELD(fpu.aXMM[ 7].au64[1]);
595	CHECK_FIELD(fpu.aXMM[ 8].au64[0]); CHECK_FIELD(fpu.aXMM[ 8].au64[1]);
596	CHECK_FIELD(fpu.aXMM[ 9].au64[0]); CHECK_FIELD(fpu.aXMM[ 9].au64[1]);
597	CHECK_FIELD(fpu.aXMM[10].au64[0]); CHECK_FIELD(fpu.aXMM[10].au64[1]);
598	CHECK_FIELD(fpu.aXMM[11].au64[0]); CHECK_FIELD(fpu.aXMM[11].au64[1]);
599	CHECK_FIELD(fpu.aXMM[12].au64[0]); CHECK_FIELD(fpu.aXMM[12].au64[1]);
600	CHECK_FIELD(fpu.aXMM[13].au64[0]); CHECK_FIELD(fpu.aXMM[13].au64[1]);
601	CHECK_FIELD(fpu.aXMM[14].au64[0]); CHECK_FIELD(fpu.aXMM[14].au64[1]);
602	CHECK_FIELD(fpu.aXMM[15].au64[0]); CHECK_FIELD(fpu.aXMM[15].au64[1]);
603	for (unsigned i = 0; i < RT_ELEMENTS(pEmCtx->fpu.au32RsrvdRest); i++)
604	CHECK_FIELD(fpu.au32RsrvdRest[i]);
605	}
606	CHECK_FIELD(rip);
607	if (pEmCtx->rflags.u != pIemCtx->rflags.u)
608	{
609	RTLogPrintf("!! rflags differs - iem=%08llx em=%08llx\n", pIemCtx->rflags.u, pEmCtx->rflags.u);
610	CHECK_BIT_FIELD(rflags.Bits.u1CF);
611	CHECK_BIT_FIELD(rflags.Bits.u1Reserved0);
612	CHECK_BIT_FIELD(rflags.Bits.u1PF);
613	CHECK_BIT_FIELD(rflags.Bits.u1Reserved1);
614	CHECK_BIT_FIELD(rflags.Bits.u1AF);
615	CHECK_BIT_FIELD(rflags.Bits.u1Reserved2);
616	CHECK_BIT_FIELD(rflags.Bits.u1ZF);
617	CHECK_BIT_FIELD(rflags.Bits.u1SF);
618	CHECK_BIT_FIELD(rflags.Bits.u1TF);
619	CHECK_BIT_FIELD(rflags.Bits.u1IF);
620	CHECK_BIT_FIELD(rflags.Bits.u1DF);
621	CHECK_BIT_FIELD(rflags.Bits.u1OF);
622	CHECK_BIT_FIELD(rflags.Bits.u2IOPL);
623	CHECK_BIT_FIELD(rflags.Bits.u1NT);
624	CHECK_BIT_FIELD(rflags.Bits.u1Reserved3);
625	CHECK_BIT_FIELD(rflags.Bits.u1RF);
626	CHECK_BIT_FIELD(rflags.Bits.u1VM);
627	CHECK_BIT_FIELD(rflags.Bits.u1AC);
628	CHECK_BIT_FIELD(rflags.Bits.u1VIF);
629	CHECK_BIT_FIELD(rflags.Bits.u1VIP);
630	CHECK_BIT_FIELD(rflags.Bits.u1ID);
631	}
632
633	if (!g_fIgnoreRaxRdx)
634	CHECK_FIELD(rax);
635	CHECK_FIELD(rcx);
636	if (!g_fIgnoreRaxRdx)
637	CHECK_FIELD(rdx);
638	CHECK_FIELD(rbx);
639	CHECK_FIELD(rsp);
640	CHECK_FIELD(rbp);
641	CHECK_FIELD(rsi);
642	CHECK_FIELD(rdi);
643	CHECK_FIELD(r8);
644	CHECK_FIELD(r9);
645	CHECK_FIELD(r10);
646	CHECK_FIELD(r11);
647	CHECK_FIELD(r12);
648	CHECK_FIELD(r13);
649	CHECK_SEL(cs);
650	CHECK_SEL(ss);
651	CHECK_SEL(ds);
652	CHECK_SEL(es);
653	CHECK_SEL(fs);
654	CHECK_SEL(gs);
655	CHECK_FIELD(cr0);
656	CHECK_FIELD(cr2);
657	CHECK_FIELD(cr3);
658	CHECK_FIELD(cr4);
659	CHECK_FIELD(dr[0]);
660	CHECK_FIELD(dr[1]);
661	CHECK_FIELD(dr[2]);
662	CHECK_FIELD(dr[3]);
663	CHECK_FIELD(dr[6]);
664	CHECK_FIELD(dr[7]);
665	CHECK_FIELD(gdtr.cbGdt);
666	CHECK_FIELD(gdtr.pGdt);
667	CHECK_FIELD(idtr.cbIdt);
668	CHECK_FIELD(idtr.pIdt);
669	CHECK_SEL(ldtr);
670	CHECK_SEL(tr);
671	CHECK_FIELD(SysEnter.cs);
672	CHECK_FIELD(SysEnter.eip);
673	CHECK_FIELD(SysEnter.esp);
674	CHECK_FIELD(msrEFER);
675	CHECK_FIELD(msrSTAR);
676	CHECK_FIELD(msrPAT);
677	CHECK_FIELD(msrLSTAR);
678	CHECK_FIELD(msrCSTAR);
679	CHECK_FIELD(msrSFMASK);
680	CHECK_FIELD(msrKERNELGSBASE);
681
682	# undef CHECK_FIELD
683	# undef CHECK_BIT_FIELD
684	}
685	}
686	#endif /* VBOX_COMPARE_IEM_AND_EM */
687
688
689	/**
690	* Interprets the current instruction.
691	*
692	* @returns VBox status code.
693	* @retval VINF_* Scheduling instructions.
694	* @retval VERR_EM_INTERPRETER Something we can't cope with.
695	* @retval VERR_* Fatal errors.
696	*
697	* @param pVCpu Pointer to the VMCPU.
698	* @param pRegFrame The register frame.
699	* Updates the EIP if an instruction was executed successfully.
700	* @param pvFault The fault address (CR2).
701	* @param pcbSize Size of the write (if applicable).
702	*
703	* @remark Invalid opcode exceptions have a higher priority than GP (see Intel
704	* Architecture System Developers Manual, Vol 3, 5.5) so we don't need
705	* to worry about e.g. invalid modrm combinations (!)
706	*/
707	VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstruction(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
708	{
709	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
710	LogFlow(("EMInterpretInstruction %RGv fault %RGv\n", (RTGCPTR)pRegFrame->rip, pvFault));
711	#ifdef VBOX_WITH_IEM
712	NOREF(pvFault);
713
714	# ifdef VBOX_COMPARE_IEM_AND_EM
715	PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
716	g_IncomingCtx = *pCtx;
717	g_fIncomingFFs = pVCpu->fLocalForcedActions;
718	g_cbEmWrote = g_cbIemWrote = 0;
719
720	# ifdef VBOX_COMPARE_IEM_FIRST
721	/* IEM */
722	VBOXSTRICTRC rcIem = IEMExecOneBypassEx(pVCpu, pRegFrame, NULL);
723	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
724	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
725	rcIem = VERR_EM_INTERPRETER;
726	g_IemCtx = *pCtx;
727	g_fIemFFs = pVCpu->fLocalForcedActions;
728	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
729	*pCtx = g_IncomingCtx;
730	# endif
731
732	/* EM */
733	RTGCPTR pbCode;
734	VBOXSTRICTRC rcEm = SELMToFlatEx(pVCpu, DISSELREG_CS, pRegFrame, pRegFrame->rip, 0, &pbCode);
735	if (RT_SUCCESS(rcEm))
736	{
737	uint32_t cbOp;
738	PDISCPUSTATE pDis = &pVCpu->em.s.DisState;
739	pDis->uCpuMode = CPUMGetGuestDisMode(pVCpu);
740	rcEm = emDisCoreOne(pVCpu->CTX_SUFF(pVM), pVCpu, pDis, (RTGCUINTPTR)pbCode, &cbOp);
741	if (RT_SUCCESS(rcEm))
742	{
743	Assert(cbOp == pDis->cbInstr);
744	uint32_t cbIgnored;
745	rcEm = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_SUPERVISOR, &cbIgnored);
746	if (RT_SUCCESS(rcEm))
747	pRegFrame->rip += cbOp; /* Move on to the next instruction. */
748
749	}
750	rcEm = VERR_EM_INTERPRETER;
751	}
752	else
753	rcEm = VERR_EM_INTERPRETER;
754	# ifdef VBOX_SAME_AS_EM
755	if (rcEm == VERR_EM_INTERPRETER)
756	{
757	Log(("EMInterpretInstruction: returns %Rrc\n", VBOXSTRICTRC_VAL(rcEm)));
758	return rcEm;
759	}
760	# endif
761	g_EmCtx = *pCtx;
762	g_fEmFFs = pVCpu->fLocalForcedActions;
763	VBOXSTRICTRC rc = rcEm;
764
765	# ifdef VBOX_COMPARE_IEM_LAST
766	/* IEM */
767	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
768	*pCtx = g_IncomingCtx;
769	VBOXSTRICTRC rcIem = IEMExecOneBypassEx(pVCpu, pRegFrame, NULL);
770	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
771	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
772	rcIem = VERR_EM_INTERPRETER;
773	g_IemCtx = *pCtx;
774	g_fIemFFs = pVCpu->fLocalForcedActions;
775	rc = rcIem;
776	# endif
777
778	# if defined(VBOX_COMPARE_IEM_LAST) \|\| defined(VBOX_COMPARE_IEM_FIRST)
779	emCompareWithIem(pVCpu, &g_EmCtx, &g_IemCtx, rcEm, rcIem, 0, 0);
780	# endif
781
782	# else
783	VBOXSTRICTRC rc = IEMExecOneBypassEx(pVCpu, pRegFrame, NULL);
784	if (RT_UNLIKELY( rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED
785	\|\| rc == VERR_IEM_INSTR_NOT_IMPLEMENTED))
786	rc = VERR_EM_INTERPRETER;
787	# endif
788	if (rc != VINF_SUCCESS)
789	Log(("EMInterpretInstruction: returns %Rrc\n", VBOXSTRICTRC_VAL(rc)));
790
791	return rc;
792	#else
793	RTGCPTR pbCode;
794	VBOXSTRICTRC rc = SELMToFlatEx(pVCpu, DISSELREG_CS, pRegFrame, pRegFrame->rip, 0, &pbCode);
795	if (RT_SUCCESS(rc))
796	{
797	uint32_t cbOp;
798	PDISCPUSTATE pDis = &pVCpu->em.s.DisState;
799	pDis->uCpuMode = CPUMGetGuestDisMode(pVCpu);
800	rc = emDisCoreOne(pVCpu->CTX_SUFF(pVM), pVCpu, pDis, (RTGCUINTPTR)pbCode, &cbOp);
801	if (RT_SUCCESS(rc))
802	{
803	Assert(cbOp == pDis->cbInstr);
804	uint32_t cbIgnored;
805	rc = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_SUPERVISOR, &cbIgnored);
806	if (RT_SUCCESS(rc))
807	pRegFrame->rip += cbOp; /* Move on to the next instruction. */
808
809	return rc;
810	}
811	}
812	return VERR_EM_INTERPRETER;
813	#endif
814	}
815
816
817	/**
818	* Interprets the current instruction.
819	*
820	* @returns VBox status code.
821	* @retval VINF_* Scheduling instructions.
822	* @retval VERR_EM_INTERPRETER Something we can't cope with.
823	* @retval VERR_* Fatal errors.
824	*
825	* @param pVM Pointer to the VM.
826	* @param pVCpu Pointer to the VMCPU.
827	* @param pRegFrame The register frame.
828	* Updates the EIP if an instruction was executed successfully.
829	* @param pvFault The fault address (CR2).
830	* @param pcbWritten Size of the write (if applicable).
831	*
832	* @remark Invalid opcode exceptions have a higher priority than GP (see Intel
833	* Architecture System Developers Manual, Vol 3, 5.5) so we don't need
834	* to worry about e.g. invalid modrm combinations (!)
835	*/
836	VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstructionEx(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbWritten)
837	{
838	LogFlow(("EMInterpretInstructionEx %RGv fault %RGv\n", (RTGCPTR)pRegFrame->rip, pvFault));
839	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
840	#ifdef VBOX_WITH_IEM
841	NOREF(pvFault);
842
843	# ifdef VBOX_COMPARE_IEM_AND_EM
844	PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
845	g_IncomingCtx = *pCtx;
846	g_fIncomingFFs = pVCpu->fLocalForcedActions;
847	g_cbEmWrote = g_cbIemWrote = 0;
848
849	# ifdef VBOX_COMPARE_IEM_FIRST
850	/* IEM */
851	uint32_t cbIemWritten = 0;
852	VBOXSTRICTRC rcIem = IEMExecOneBypassEx(pVCpu, pRegFrame, &cbIemWritten);
853	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
854	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
855	rcIem = VERR_EM_INTERPRETER;
856	g_IemCtx = *pCtx;
857	g_fIemFFs = pVCpu->fLocalForcedActions;
858	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
859	*pCtx = g_IncomingCtx;
860	# endif
861
862	/* EM */
863	uint32_t cbEmWritten = 0;
864	RTGCPTR pbCode;
865	VBOXSTRICTRC rcEm = SELMToFlatEx(pVCpu, DISSELREG_CS, pRegFrame, pRegFrame->rip, 0, &pbCode);
866	if (RT_SUCCESS(rcEm))
867	{
868	uint32_t cbOp;
869	PDISCPUSTATE pDis = &pVCpu->em.s.DisState;
870	pDis->uCpuMode = CPUMGetGuestDisMode(pVCpu);
871	rcEm = emDisCoreOne(pVCpu->CTX_SUFF(pVM), pVCpu, pDis, (RTGCUINTPTR)pbCode, &cbOp);
872	if (RT_SUCCESS(rcEm))
873	{
874	Assert(cbOp == pDis->cbInstr);
875	rcEm = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_SUPERVISOR, &cbEmWritten);
876	if (RT_SUCCESS(rcEm))
877	pRegFrame->rip += cbOp; /* Move on to the next instruction. */
878
879	}
880	else
881	rcEm = VERR_EM_INTERPRETER;
882	}
883	else
884	rcEm = VERR_EM_INTERPRETER;
885	# ifdef VBOX_SAME_AS_EM
886	if (rcEm == VERR_EM_INTERPRETER)
887	{
888	Log(("EMInterpretInstruction: returns %Rrc\n", VBOXSTRICTRC_VAL(rcEm)));
889	return rcEm;
890	}
891	# endif
892	g_EmCtx = *pCtx;
893	g_fEmFFs = pVCpu->fLocalForcedActions;
894	*pcbWritten = cbEmWritten;
895	VBOXSTRICTRC rc = rcEm;
896
897	# ifdef VBOX_COMPARE_IEM_LAST
898	/* IEM */
899	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
900	*pCtx = g_IncomingCtx;
901	uint32_t cbIemWritten = 0;
902	VBOXSTRICTRC rcIem = IEMExecOneBypassEx(pVCpu, pRegFrame, &cbIemWritten);
903	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
904	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
905	rcIem = VERR_EM_INTERPRETER;
906	g_IemCtx = *pCtx;
907	g_fIemFFs = pVCpu->fLocalForcedActions;
908	*pcbWritten = cbIemWritten;
909	rc = rcIem;
910	# endif
911
912	# if defined(VBOX_COMPARE_IEM_LAST) \|\| defined(VBOX_COMPARE_IEM_FIRST)
913	emCompareWithIem(pVCpu, &g_EmCtx, &g_IemCtx, rcEm, rcIem, cbEmWritten, cbIemWritten);
914	# endif
915
916	# else
917	VBOXSTRICTRC rc = IEMExecOneBypassEx(pVCpu, pRegFrame, pcbWritten);
918	if (RT_UNLIKELY( rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED
919	\|\| rc == VERR_IEM_INSTR_NOT_IMPLEMENTED))
920	rc = VERR_EM_INTERPRETER;
921	# endif
922	if (rc != VINF_SUCCESS)
923	Log(("EMInterpretInstructionEx: returns %Rrc\n", VBOXSTRICTRC_VAL(rc)));
924
925	return rc;
926	#else
927	RTGCPTR pbCode;
928	VBOXSTRICTRC rc = SELMToFlatEx(pVCpu, DISSELREG_CS, pRegFrame, pRegFrame->rip, 0, &pbCode);
929	if (RT_SUCCESS(rc))
930	{
931	uint32_t cbOp;
932	PDISCPUSTATE pDis = &pVCpu->em.s.DisState;
933	pDis->uCpuMode = CPUMGetGuestDisMode(pVCpu);
934	rc = emDisCoreOne(pVCpu->CTX_SUFF(pVM), pVCpu, pDis, (RTGCUINTPTR)pbCode, &cbOp);
935	if (RT_SUCCESS(rc))
936	{
937	Assert(cbOp == pDis->cbInstr);
938	rc = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, EMCODETYPE_SUPERVISOR, pcbWritten);
939	if (RT_SUCCESS(rc))
940	pRegFrame->rip += cbOp; /* Move on to the next instruction. */
941
942	return rc;
943	}
944	}
945	return VERR_EM_INTERPRETER;
946	#endif
947	}
948
949
950	/**
951	* Interprets the current instruction using the supplied DISCPUSTATE structure.
952	*
953	* IP/EIP/RIP IS updated!
954	*
955	* @returns VBox strict status code.
956	* @retval VINF_* Scheduling instructions. When these are returned, it
957	* starts to get a bit tricky to know whether code was
958	* executed or not... We'll address this when it becomes a problem.
959	* @retval VERR_EM_INTERPRETER Something we can't cope with.
960	* @retval VERR_* Fatal errors.
961	*
962	* @param pVM Pointer to the VM.
963	* @param pVCpu Pointer to the VMCPU.
964	* @param pDis The disassembler cpu state for the instruction to be
965	* interpreted.
966	* @param pRegFrame The register frame. IP/EIP/RIP IS changed!
967	* @param pvFault The fault address (CR2).
968	* @param pcbSize Size of the write (if applicable).
969	* @param enmCodeType Code type (user/supervisor)
970	*
971	* @remark Invalid opcode exceptions have a higher priority than GP (see Intel
972	* Architecture System Developers Manual, Vol 3, 5.5) so we don't need
973	* to worry about e.g. invalid modrm combinations (!)
974	*
975	* @todo At this time we do NOT check if the instruction overwrites vital information.
976	* Make sure this can't happen!! (will add some assertions/checks later)
977	*/
978	VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstructionDisasState(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
979	RTGCPTR pvFault, EMCODETYPE enmCodeType)
980	{
981	LogFlow(("EMInterpretInstructionDisasState %RGv fault %RGv\n", (RTGCPTR)pRegFrame->rip, pvFault));
982	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
983	#ifdef VBOX_WITH_IEM
984	NOREF(pDis); NOREF(pvFault); NOREF(enmCodeType);
985
986	# ifdef VBOX_COMPARE_IEM_AND_EM
987	PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
988	g_IncomingCtx = *pCtx;
989	g_fIncomingFFs = pVCpu->fLocalForcedActions;
990	g_cbEmWrote = g_cbIemWrote = 0;
991
992	# ifdef VBOX_COMPARE_IEM_FIRST
993	VBOXSTRICTRC rcIem = IEMExecOneBypassWithPrefetchedByPC(pVCpu, pRegFrame, pRegFrame->rip, pDis->abInstr, pDis->cbCachedInstr);
994	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
995	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
996	rcIem = VERR_EM_INTERPRETER;
997	g_IemCtx = *pCtx;
998	g_fIemFFs = pVCpu->fLocalForcedActions;
999	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
1000	*pCtx = g_IncomingCtx;
1001	# endif
1002
1003	/* EM */
1004	uint32_t cbIgnored;
1005	VBOXSTRICTRC rcEm = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, enmCodeType, &cbIgnored);
1006	if (RT_SUCCESS(rcEm))
1007	pRegFrame->rip += pDis->cbInstr; /* Move on to the next instruction. */
1008	# ifdef VBOX_SAME_AS_EM
1009	if (rcEm == VERR_EM_INTERPRETER)
1010	{
1011	Log(("EMInterpretInstruction: returns %Rrc\n", VBOXSTRICTRC_VAL(rcEm)));
1012	return rcEm;
1013	}
1014	# endif
1015	g_EmCtx = *pCtx;
1016	g_fEmFFs = pVCpu->fLocalForcedActions;
1017	VBOXSTRICTRC rc = rcEm;
1018
1019	# ifdef VBOX_COMPARE_IEM_LAST
1020	/* IEM */
1021	pVCpu->fLocalForcedActions = (pVCpu->fLocalForcedActions & ~g_fInterestingFFs) \| (g_fIncomingFFs & g_fInterestingFFs);
1022	*pCtx = g_IncomingCtx;
1023	VBOXSTRICTRC rcIem = IEMExecOneBypassWithPrefetchedByPC(pVCpu, pRegFrame, pRegFrame->rip, pDis->abInstr, pDis->cbCachedInstr);
1024	if (RT_UNLIKELY( rcIem == VERR_IEM_ASPECT_NOT_IMPLEMENTED
1025	\|\| rcIem == VERR_IEM_INSTR_NOT_IMPLEMENTED))
1026	rcIem = VERR_EM_INTERPRETER;
1027	g_IemCtx = *pCtx;
1028	g_fIemFFs = pVCpu->fLocalForcedActions;
1029	rc = rcIem;
1030	# endif
1031
1032	# if defined(VBOX_COMPARE_IEM_LAST) \|\| defined(VBOX_COMPARE_IEM_FIRST)
1033	emCompareWithIem(pVCpu, &g_EmCtx, &g_IemCtx, rcEm, rcIem, 0, 0);
1034	# endif
1035
1036	# else
1037	VBOXSTRICTRC rc = IEMExecOneBypassWithPrefetchedByPC(pVCpu, pRegFrame, pRegFrame->rip, pDis->abInstr, pDis->cbCachedInstr);
1038	if (RT_UNLIKELY( rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED
1039	\|\| rc == VERR_IEM_INSTR_NOT_IMPLEMENTED))
1040	rc = VERR_EM_INTERPRETER;
1041	# endif
1042
1043	if (rc != VINF_SUCCESS)
1044	Log(("EMInterpretInstructionDisasState: returns %Rrc\n", VBOXSTRICTRC_VAL(rc)));
1045
1046	return rc;
1047	#else
1048	uint32_t cbIgnored;
1049	VBOXSTRICTRC rc = emInterpretInstructionCPUOuter(pVCpu, pDis, pRegFrame, pvFault, enmCodeType, &cbIgnored);
1050	if (RT_SUCCESS(rc))
1051	pRegFrame->rip += pDis->cbInstr; /* Move on to the next instruction. */
1052	return rc;
1053	#endif
1054	}
1055
1056	#ifdef IN_RC
1057
1058	DECLINLINE(int) emRCStackRead(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCPTR GCPtrSrc, uint32_t cb)
1059	{
1060	int rc = MMGCRamRead(pVM, pvDst, (void *)(uintptr_t)GCPtrSrc, cb);
1061	if (RT_LIKELY(rc != VERR_ACCESS_DENIED))
1062	return rc;
1063	return PGMPhysInterpretedReadNoHandlers(pVCpu, pCtxCore, pvDst, GCPtrSrc, cb, /fMayTrap/ false);
1064	}
1065
1066
1067	/**
1068	* Interpret IRET (currently only to V86 code) - PATM only.
1069	*
1070	* @returns VBox status code.
1071	* @param pVM Pointer to the VM.
1072	* @param pVCpu Pointer to the VMCPU.
1073	* @param pRegFrame The register frame.
1074	*
1075	*/
1076	VMM_INT_DECL(int) EMInterpretIretV86ForPatm(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1077	{
1078	RTGCUINTPTR pIretStack = (RTGCUINTPTR)pRegFrame->esp;
1079	RTGCUINTPTR eip, cs, esp, ss, eflags, ds, es, fs, gs, uMask;
1080	int rc;
1081
1082	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1083	Assert(!CPUMIsGuestIn64BitCode(pVCpu));
1084	/** @todo Rainy day: Test what happens when VERR_EM_INTERPRETER is returned by
1085	* this function. Fear that it may guru on us, thus not converted to
1086	* IEM. */
1087
1088	rc = emRCStackRead(pVM, pVCpu, pRegFrame, &eip, (RTGCPTR)pIretStack , 4);
1089	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &cs, (RTGCPTR)(pIretStack + 4), 4);
1090	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &eflags, (RTGCPTR)(pIretStack + 8), 4);
1091	AssertRCReturn(rc, VERR_EM_INTERPRETER);
1092	AssertReturn(eflags & X86_EFL_VM, VERR_EM_INTERPRETER);
1093
1094	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &esp, (RTGCPTR)(pIretStack + 12), 4);
1095	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &ss, (RTGCPTR)(pIretStack + 16), 4);
1096	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &es, (RTGCPTR)(pIretStack + 20), 4);
1097	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &ds, (RTGCPTR)(pIretStack + 24), 4);
1098	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &fs, (RTGCPTR)(pIretStack + 28), 4);
1099	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &gs, (RTGCPTR)(pIretStack + 32), 4);
1100	AssertRCReturn(rc, VERR_EM_INTERPRETER);
1101
1102	pRegFrame->eip = eip & 0xffff;
1103	pRegFrame->cs.Sel = cs;
1104
1105	/* Mask away all reserved bits */
1106	uMask = X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_TF \| X86_EFL_IF \| X86_EFL_DF \| X86_EFL_OF \| X86_EFL_IOPL \| X86_EFL_NT \| X86_EFL_RF \| X86_EFL_VM \| X86_EFL_AC \| X86_EFL_VIF \| X86_EFL_VIP \| X86_EFL_ID;
1107	eflags &= uMask;
1108
1109	CPUMRawSetEFlags(pVCpu, eflags);
1110	Assert((pRegFrame->eflags.u32 & (X86_EFL_IF\|X86_EFL_IOPL)) == X86_EFL_IF);
1111
1112	pRegFrame->esp = esp;
1113	pRegFrame->ss.Sel = ss;
1114	pRegFrame->ds.Sel = ds;
1115	pRegFrame->es.Sel = es;
1116	pRegFrame->fs.Sel = fs;
1117	pRegFrame->gs.Sel = gs;
1118
1119	return VINF_SUCCESS;
1120	}
1121
1122	/**
1123	* IRET Emulation.
1124	*/
1125	static int emInterpretIret(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
1126	{
1127	#ifdef VBOX_WITH_RAW_RING1
1128	NOREF(pvFault); NOREF(pcbSize);
1129	if (EMIsRawRing1Enabled(pVM))
1130	{
1131	RTGCUINTPTR pIretStack = (RTGCUINTPTR)pRegFrame->esp;
1132	RTGCUINTPTR eip, cs, esp, ss, eflags, uMask;
1133	int rc;
1134	uint32_t cpl, rpl;
1135
1136	/* We only execute 32-bits protected mode code in raw mode, so no need to bother to check for 16-bits code here. */
1137	/* @todo: we don't verify all the edge cases that generate #GP faults */
1138
1139	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1140	Assert(!CPUMIsGuestIn64BitCode(pVCpu));
1141	/** @todo Rainy day: Test what happens when VERR_EM_INTERPRETER is returned by
1142	* this function. Fear that it may guru on us, thus not converted to
1143	* IEM. */
1144
1145	rc = emRCStackRead(pVM, pVCpu, pRegFrame, &eip, (RTGCPTR)pIretStack , 4);
1146	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &cs, (RTGCPTR)(pIretStack + 4), 4);
1147	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &eflags, (RTGCPTR)(pIretStack + 8), 4);
1148	AssertRCReturn(rc, VERR_EM_INTERPRETER);
1149	AssertReturn(eflags & X86_EFL_VM, VERR_EM_INTERPRETER);
1150
1151	/* Deal with V86 above. */
1152	if (eflags & X86_EFL_VM)
1153	return EMInterpretIretV86ForPatm(pVM, pVCpu, pRegFrame);
1154
1155	cpl = CPUMRCGetGuestCPL(pVCpu, pRegFrame);
1156	rpl = cs & X86_SEL_RPL;
1157
1158	Log(("emInterpretIret: iret to CS:EIP=%04X:%08X eflags=%x\n", cs, eip, eflags));
1159	if (rpl != cpl)
1160	{
1161	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &esp, (RTGCPTR)(pIretStack + 12), 4);
1162	rc \|= emRCStackRead(pVM, pVCpu, pRegFrame, &ss, (RTGCPTR)(pIretStack + 16), 4);
1163	AssertRCReturn(rc, VERR_EM_INTERPRETER);
1164	Log(("emInterpretIret: return to different privilege level (rpl=%d cpl=%d)\n", rpl, cpl));
1165	Log(("emInterpretIret: SS:ESP=%04X:08X\n", ss, esp));
1166	pRegFrame->ss.Sel = ss;
1167	pRegFrame->esp = esp;
1168	}
1169	pRegFrame->cs.Sel = cs;
1170	pRegFrame->eip = eip;
1171
1172	/* Adjust CS & SS as required. */
1173	CPUMRCRecheckRawState(pVCpu, pRegFrame);
1174
1175	/* Mask away all reserved bits */
1176	uMask = X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_TF \| X86_EFL_IF \| X86_EFL_DF \| X86_EFL_OF \| X86_EFL_IOPL \| X86_EFL_NT \| X86_EFL_RF \| X86_EFL_VM \| X86_EFL_AC \| X86_EFL_VIF \| X86_EFL_VIP \| X86_EFL_ID;
1177	eflags &= uMask;
1178
1179	CPUMRawSetEFlags(pVCpu, eflags);
1180	Assert((pRegFrame->eflags.u32 & (X86_EFL_IF\|X86_EFL_IOPL)) == X86_EFL_IF);
1181	return VINF_SUCCESS;
1182	}
1183	#else
1184	NOREF(pVM); NOREF(pVCpu); NOREF(pDis); NOREF(pRegFrame); NOREF(pvFault); NOREF(pcbSize);
1185	#endif
1186	return VERR_EM_INTERPRETER;
1187	}
1188
1189	#endif /* IN_RC */
1190
1191
1192
1193	/*
1194	*
1195	* Old interpreter primitives used by HM, move/eliminate later.
1196	* Old interpreter primitives used by HM, move/eliminate later.
1197	* Old interpreter primitives used by HM, move/eliminate later.
1198	* Old interpreter primitives used by HM, move/eliminate later.
1199	* Old interpreter primitives used by HM, move/eliminate later.
1200	*
1201	*/
1202
1203
1204	/**
1205	* Interpret CPUID given the parameters in the CPU context.
1206	*
1207	* @returns VBox status code.
1208	* @param pVM Pointer to the VM.
1209	* @param pVCpu Pointer to the VMCPU.
1210	* @param pRegFrame The register frame.
1211	*
1212	*/
1213	VMM_INT_DECL(int) EMInterpretCpuId(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1214	{
1215	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1216	uint32_t iLeaf = pRegFrame->eax;
1217	NOREF(pVM);
1218
1219	/* cpuid clears the high dwords of the affected 64 bits registers. */
1220	pRegFrame->rax = 0;
1221	pRegFrame->rbx = 0;
1222	pRegFrame->rcx &= UINT64_C(0x00000000ffffffff);
1223	pRegFrame->rdx = 0;
1224
1225	/* Note: operates the same in 64 and non-64 bits mode. */
1226	CPUMGetGuestCpuId(pVCpu, iLeaf, &pRegFrame->eax, &pRegFrame->ebx, &pRegFrame->ecx, &pRegFrame->edx);
1227	Log(("Emulate: CPUID %x -> %08x %08x %08x %08x\n", iLeaf, pRegFrame->eax, pRegFrame->ebx, pRegFrame->ecx, pRegFrame->edx));
1228	return VINF_SUCCESS;
1229	}
1230
1231
1232	/**
1233	* Interpret RDTSC.
1234	*
1235	* @returns VBox status code.
1236	* @param pVM Pointer to the VM.
1237	* @param pVCpu Pointer to the VMCPU.
1238	* @param pRegFrame The register frame.
1239	*
1240	*/
1241	VMM_INT_DECL(int) EMInterpretRdtsc(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1242	{
1243	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1244	unsigned uCR4 = CPUMGetGuestCR4(pVCpu);
1245
1246	if (uCR4 & X86_CR4_TSD)
1247	return VERR_EM_INTERPRETER; /* genuine #GP */
1248
1249	uint64_t uTicks = TMCpuTickGet(pVCpu);
1250
1251	/* Same behaviour in 32 & 64 bits mode */
1252	pRegFrame->rax = (uint32_t)uTicks;
1253	pRegFrame->rdx = (uTicks >> 32ULL);
1254	#ifdef VBOX_COMPARE_IEM_AND_EM
1255	g_fIgnoreRaxRdx = true;
1256	#endif
1257
1258	NOREF(pVM);
1259	return VINF_SUCCESS;
1260	}
1261
1262	/**
1263	* Interpret RDTSCP.
1264	*
1265	* @returns VBox status code.
1266	* @param pVM Pointer to the VM.
1267	* @param pVCpu Pointer to the VMCPU.
1268	* @param pCtx The CPU context.
1269	*
1270	*/
1271	VMM_INT_DECL(int) EMInterpretRdtscp(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1272	{
1273	Assert(pCtx == CPUMQueryGuestCtxPtr(pVCpu));
1274	uint32_t uCR4 = CPUMGetGuestCR4(pVCpu);
1275
1276	if (!CPUMGetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP))
1277	{
1278	AssertFailed();
1279	return VERR_EM_INTERPRETER; /* genuine #UD */
1280	}
1281
1282	if (uCR4 & X86_CR4_TSD)
1283	return VERR_EM_INTERPRETER; /* genuine #GP */
1284
1285	uint64_t uTicks = TMCpuTickGet(pVCpu);
1286
1287	/* Same behaviour in 32 & 64 bits mode */
1288	pCtx->rax = (uint32_t)uTicks;
1289	pCtx->rdx = (uTicks >> 32ULL);
1290	#ifdef VBOX_COMPARE_IEM_AND_EM
1291	g_fIgnoreRaxRdx = true;
1292	#endif
1293	/* Low dword of the TSC_AUX msr only. */
1294	CPUMQueryGuestMsr(pVCpu, MSR_K8_TSC_AUX, &pCtx->rcx);
1295	pCtx->rcx &= UINT32_C(0xffffffff);
1296
1297	return VINF_SUCCESS;
1298	}
1299
1300	/**
1301	* Interpret RDPMC.
1302	*
1303	* @returns VBox status code.
1304	* @param pVM Pointer to the VM.
1305	* @param pVCpu Pointer to the VMCPU.
1306	* @param pRegFrame The register frame.
1307	*
1308	*/
1309	VMM_INT_DECL(int) EMInterpretRdpmc(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1310	{
1311	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1312	uint32_t uCR4 = CPUMGetGuestCR4(pVCpu);
1313
1314	/* If X86_CR4_PCE is not set, then CPL must be zero. */
1315	if ( !(uCR4 & X86_CR4_PCE)
1316	&& CPUMGetGuestCPL(pVCpu) != 0)
1317	{
1318	Assert(CPUMGetGuestCR0(pVCpu) & X86_CR0_PE);
1319	return VERR_EM_INTERPRETER; /* genuine #GP */
1320	}
1321
1322	/* Just return zero here; rather tricky to properly emulate this, especially as the specs are a mess. */
1323	pRegFrame->rax = 0;
1324	pRegFrame->rdx = 0;
1325	/** @todo We should trigger a #GP here if the CPU doesn't support the index in ecx
1326	* but see @bugref{3472}! */
1327
1328	NOREF(pVM);
1329	return VINF_SUCCESS;
1330	}
1331
1332
1333	/**
1334	* MWAIT Emulation.
1335	*/
1336	VMM_INT_DECL(VBOXSTRICTRC) EMInterpretMWait(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1337	{
1338	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1339	uint32_t u32Dummy, u32ExtFeatures, cpl, u32MWaitFeatures;
1340	NOREF(pVM);
1341
1342	/* Get the current privilege level. */
1343	cpl = CPUMGetGuestCPL(pVCpu);
1344	if (cpl != 0)
1345	return VERR_EM_INTERPRETER; /* supervisor only */
1346
1347	CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32ExtFeatures, &u32Dummy);
1348	if (!(u32ExtFeatures & X86_CPUID_FEATURE_ECX_MONITOR))
1349	return VERR_EM_INTERPRETER; /* not supported */
1350
1351	/*
1352	* CPUID.05H.ECX[0] defines support for power management extensions (eax)
1353	* CPUID.05H.ECX[1] defines support for interrupts as break events for mwait even when IF=0
1354	*/
1355	CPUMGetGuestCpuId(pVCpu, 5, &u32Dummy, &u32Dummy, &u32MWaitFeatures, &u32Dummy);
1356	if (pRegFrame->ecx > 1)
1357	{
1358	Log(("EMInterpretMWait: unexpected ecx value %x -> recompiler\n", pRegFrame->ecx));
1359	return VERR_EM_INTERPRETER; /* illegal value. */
1360	}
1361
1362	if (pRegFrame->ecx && !(u32MWaitFeatures & X86_CPUID_MWAIT_ECX_BREAKIRQIF0))
1363	{
1364	Log(("EMInterpretMWait: unsupported X86_CPUID_MWAIT_ECX_BREAKIRQIF0 -> recompiler\n"));
1365	return VERR_EM_INTERPRETER; /* illegal value. */
1366	}
1367
1368	return EMMonitorWaitPerform(pVCpu, pRegFrame->rax, pRegFrame->rcx);
1369	}
1370
1371
1372	/**
1373	* MONITOR Emulation.
1374	*/
1375	VMM_INT_DECL(int) EMInterpretMonitor(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1376	{
1377	uint32_t u32Dummy, u32ExtFeatures, cpl;
1378	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1379	NOREF(pVM);
1380
1381	if (pRegFrame->ecx != 0)
1382	{
1383	Log(("emInterpretMonitor: unexpected ecx=%x -> recompiler!!\n", pRegFrame->ecx));
1384	return VERR_EM_INTERPRETER; /* illegal value. */
1385	}
1386
1387	/* Get the current privilege level. */
1388	cpl = CPUMGetGuestCPL(pVCpu);
1389	if (cpl != 0)
1390	return VERR_EM_INTERPRETER; /* supervisor only */
1391
1392	CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32ExtFeatures, &u32Dummy);
1393	if (!(u32ExtFeatures & X86_CPUID_FEATURE_ECX_MONITOR))
1394	return VERR_EM_INTERPRETER; /* not supported */
1395
1396	EMMonitorWaitPrepare(pVCpu, pRegFrame->rax, pRegFrame->rcx, pRegFrame->rdx, NIL_RTGCPHYS);
1397	return VINF_SUCCESS;
1398	}
1399
1400
1401	/* VT-x only: */
1402
1403	/**
1404	* Interpret INVLPG.
1405	*
1406	* @returns VBox status code.
1407	* @param pVM Pointer to the VM.
1408	* @param pVCpu Pointer to the VMCPU.
1409	* @param pRegFrame The register frame.
1410	* @param pAddrGC Operand address.
1411	*
1412	*/
1413	VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInvlpg(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pAddrGC)
1414	{
1415	/** @todo is addr always a flat linear address or ds based
1416	* (in absence of segment override prefixes)????
1417	*/
1418	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1419	NOREF(pVM); NOREF(pRegFrame);
1420	#ifdef IN_RC
1421	LogFlow(("RC: EMULATE: invlpg %RGv\n", pAddrGC));
1422	#endif
1423	VBOXSTRICTRC rc = PGMInvalidatePage(pVCpu, pAddrGC);
1424	if ( rc == VINF_SUCCESS
1425	\|\| rc == VINF_PGM_SYNC_CR3 /* we can rely on the FF */)
1426	return VINF_SUCCESS;
1427	AssertMsgReturn(rc == VINF_EM_RAW_EMULATE_INSTR,
1428	("%Rrc addr=%RGv\n", VBOXSTRICTRC_VAL(rc), pAddrGC),
1429	VERR_EM_INTERPRETER);
1430	return rc;
1431	}
1432
1433
1434	/**
1435	* Update CRx.
1436	*
1437	* @returns VBox status code.
1438	* @param pVM Pointer to the VM.
1439	* @param pVCpu Pointer to the VMCPU.
1440	* @param pRegFrame The register frame.
1441	* @param DestRegCRx CRx register index (DISUSE_REG_CR*)
1442	* @param val New CRx value
1443	*
1444	*/
1445	static int emUpdateCRx(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegCrx, uint64_t val)
1446	{
1447	uint64_t oldval;
1448	uint64_t msrEFER;
1449	int rc, rc2;
1450	NOREF(pVM);
1451
1452	/** @todo Clean up this mess. */
1453	LogFlow(("EMInterpretCRxWrite at %RGv CR%d <- %RX64\n", (RTGCPTR)pRegFrame->rip, DestRegCrx, val));
1454	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1455	switch (DestRegCrx)
1456	{
1457	case DISCREG_CR0:
1458	oldval = CPUMGetGuestCR0(pVCpu);
1459	#ifdef IN_RC
1460	/* CR0.WP and CR0.AM changes require a reschedule run in ring 3. */
1461	if ( (val & (X86_CR0_WP \| X86_CR0_AM))
1462	!= (oldval & (X86_CR0_WP \| X86_CR0_AM)))
1463	return VERR_EM_INTERPRETER;
1464	#endif
1465	rc = VINF_SUCCESS;
1466	#if !defined(VBOX_COMPARE_IEM_AND_EM) \|\| !defined(VBOX_COMPARE_IEM_LAST)
1467	CPUMSetGuestCR0(pVCpu, val);
1468	#else
1469	CPUMQueryGuestCtxPtr(pVCpu)->cr0 = val \| X86_CR0_ET;
1470	#endif
1471	val = CPUMGetGuestCR0(pVCpu);
1472	if ( (oldval & (X86_CR0_PG \| X86_CR0_WP \| X86_CR0_PE))
1473	!= (val & (X86_CR0_PG \| X86_CR0_WP \| X86_CR0_PE)))
1474	{
1475	/* global flush */
1476	rc = PGMFlushTLB(pVCpu, CPUMGetGuestCR3(pVCpu), true /* global */);
1477	AssertRCReturn(rc, rc);
1478	}
1479
1480	/* Deal with long mode enabling/disabling. */
1481	msrEFER = CPUMGetGuestEFER(pVCpu);
1482	if (msrEFER & MSR_K6_EFER_LME)
1483	{
1484	if ( !(oldval & X86_CR0_PG)
1485	&& (val & X86_CR0_PG))
1486	{
1487	/* Illegal to have an active 64 bits CS selector (AMD Arch. Programmer's Manual Volume 2: Table 14-5) */
1488	if (pRegFrame->cs.Attr.n.u1Long)
1489	{
1490	AssertMsgFailed(("Illegal enabling of paging with CS.u1Long = 1!!\n"));
1491	return VERR_EM_INTERPRETER; /** @todo generate #GP(0) */
1492	}
1493
1494	/* Illegal to switch to long mode before activating PAE first (AMD Arch. Programmer's Manual Volume 2: Table 14-5) */
1495	if (!(CPUMGetGuestCR4(pVCpu) & X86_CR4_PAE))
1496	{
1497	AssertMsgFailed(("Illegal enabling of paging with PAE disabled!!\n"));
1498	return VERR_EM_INTERPRETER; /** @todo generate #GP(0) */
1499	}
1500	msrEFER \|= MSR_K6_EFER_LMA;
1501	}
1502	else
1503	if ( (oldval & X86_CR0_PG)
1504	&& !(val & X86_CR0_PG))
1505	{
1506	msrEFER &= ~MSR_K6_EFER_LMA;
1507	/** @todo Do we need to cut off rip here? High dword of rip is undefined, so it shouldn't really matter. */
1508	}
1509	CPUMSetGuestEFER(pVCpu, msrEFER);
1510	}
1511	rc2 = PGMChangeMode(pVCpu, CPUMGetGuestCR0(pVCpu), CPUMGetGuestCR4(pVCpu), CPUMGetGuestEFER(pVCpu));
1512	return rc2 == VINF_SUCCESS ? rc : rc2;
1513
1514	case DISCREG_CR2:
1515	rc = CPUMSetGuestCR2(pVCpu, val); AssertRC(rc);
1516	return VINF_SUCCESS;
1517
1518	case DISCREG_CR3:
1519	/* Reloading the current CR3 means the guest just wants to flush the TLBs */
1520	rc = CPUMSetGuestCR3(pVCpu, val); AssertRC(rc);
1521	if (CPUMGetGuestCR0(pVCpu) & X86_CR0_PG)
1522	{
1523	/* flush */
1524	rc = PGMFlushTLB(pVCpu, val, !(CPUMGetGuestCR4(pVCpu) & X86_CR4_PGE));
1525	AssertRC(rc);
1526	}
1527	return rc;
1528
1529	case DISCREG_CR4:
1530	oldval = CPUMGetGuestCR4(pVCpu);
1531	rc = CPUMSetGuestCR4(pVCpu, val); AssertRC(rc);
1532	val = CPUMGetGuestCR4(pVCpu);
1533
1534	/* Illegal to disable PAE when long mode is active. (AMD Arch. Programmer's Manual Volume 2: Table 14-5) */
1535	msrEFER = CPUMGetGuestEFER(pVCpu);
1536	if ( (msrEFER & MSR_K6_EFER_LMA)
1537	&& (oldval & X86_CR4_PAE)
1538	&& !(val & X86_CR4_PAE))
1539	{
1540	return VERR_EM_INTERPRETER; /** @todo generate #GP(0) */
1541	}
1542
1543	rc = VINF_SUCCESS;
1544	if ( (oldval & (X86_CR4_PGE\|X86_CR4_PAE\|X86_CR4_PSE))
1545	!= (val & (X86_CR4_PGE\|X86_CR4_PAE\|X86_CR4_PSE)))
1546	{
1547	/* global flush */
1548	rc = PGMFlushTLB(pVCpu, CPUMGetGuestCR3(pVCpu), true /* global */);
1549	AssertRCReturn(rc, rc);
1550	}
1551
1552	/* Feeling extremely lazy. */
1553	# ifdef IN_RC
1554	if ( (oldval & (X86_CR4_OSFSXR\|X86_CR4_OSXMMEEXCPT\|X86_CR4_PCE\|X86_CR4_MCE\|X86_CR4_PAE\|X86_CR4_DE\|X86_CR4_TSD\|X86_CR4_PVI\|X86_CR4_VME))
1555	!= (val & (X86_CR4_OSFSXR\|X86_CR4_OSXMMEEXCPT\|X86_CR4_PCE\|X86_CR4_MCE\|X86_CR4_PAE\|X86_CR4_DE\|X86_CR4_TSD\|X86_CR4_PVI\|X86_CR4_VME)))
1556	{
1557	Log(("emInterpretMovCRx: CR4: %#RX64->%#RX64 => R3\n", oldval, val));
1558	VMCPU_FF_SET(pVCpu, VMCPU_FF_TO_R3);
1559	}
1560	# endif
1561	# ifdef VBOX_WITH_RAW_MODE
1562	if (((val ^ oldval) & X86_CR4_VME) && !HMIsEnabled(pVM))
1563	VMCPU_FF_SET(pVCpu, VMCPU_FF_SELM_SYNC_TSS);
1564	# endif
1565
1566	rc2 = PGMChangeMode(pVCpu, CPUMGetGuestCR0(pVCpu), CPUMGetGuestCR4(pVCpu), CPUMGetGuestEFER(pVCpu));
1567	return rc2 == VINF_SUCCESS ? rc : rc2;
1568
1569	case DISCREG_CR8:
1570	return PDMApicSetTPR(pVCpu, val << 4); /* cr8 bits 3-0 correspond to bits 7-4 of the task priority mmio register. */
1571
1572	default:
1573	AssertFailed();
1574	case DISCREG_CR1: /* illegal op */
1575	break;
1576	}
1577	return VERR_EM_INTERPRETER;
1578	}
1579
1580
1581	/**
1582	* Interpret CRx write.
1583	*
1584	* @returns VBox status code.
1585	* @param pVM Pointer to the VM.
1586	* @param pVCpu Pointer to the VMCPU.
1587	* @param pRegFrame The register frame.
1588	* @param DestRegCRx CRx register index (DISUSE_REG_CR*)
1589	* @param SrcRegGen General purpose register index (USE_REG_E**))
1590	*
1591	*/
1592	VMM_INT_DECL(int) EMInterpretCRxWrite(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegCrx, uint32_t SrcRegGen)
1593	{
1594	uint64_t val;
1595	int rc;
1596	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1597
1598	if (CPUMIsGuestIn64BitCode(pVCpu))
1599	rc = DISFetchReg64(pRegFrame, SrcRegGen, &val);
1600	else
1601	{
1602	uint32_t val32;
1603	rc = DISFetchReg32(pRegFrame, SrcRegGen, &val32);
1604	val = val32;
1605	}
1606
1607	if (RT_SUCCESS(rc))
1608	return emUpdateCRx(pVM, pVCpu, pRegFrame, DestRegCrx, val);
1609
1610	return VERR_EM_INTERPRETER;
1611	}
1612
1613	/**
1614	* Interpret LMSW.
1615	*
1616	* @returns VBox status code.
1617	* @param pVM Pointer to the VM.
1618	* @param pVCpu Pointer to the VMCPU.
1619	* @param pRegFrame The register frame.
1620	* @param u16Data LMSW source data.
1621	*
1622	*/
1623	VMM_INT_DECL(int) EMInterpretLMSW(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint16_t u16Data)
1624	{
1625	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1626	uint64_t OldCr0 = CPUMGetGuestCR0(pVCpu);
1627
1628	/* Only PE, MP, EM and TS can be changed; note that PE can't be cleared by this instruction. */
1629	uint64_t NewCr0 = ( OldCr0 & ~( X86_CR0_MP \| X86_CR0_EM \| X86_CR0_TS))
1630	\| (u16Data & (X86_CR0_PE \| X86_CR0_MP \| X86_CR0_EM \| X86_CR0_TS));
1631
1632	return emUpdateCRx(pVM, pVCpu, pRegFrame, DISCREG_CR0, NewCr0);
1633	}
1634
1635
1636	/**
1637	* Interpret CLTS.
1638	*
1639	* @returns VBox status code.
1640	* @param pVM Pointer to the VM.
1641	* @param pVCpu Pointer to the VMCPU.
1642	*
1643	*/
1644	VMM_INT_DECL(int) EMInterpretCLTS(PVM pVM, PVMCPU pVCpu)
1645	{
1646	NOREF(pVM);
1647
1648	uint64_t cr0 = CPUMGetGuestCR0(pVCpu);
1649	if (!(cr0 & X86_CR0_TS))
1650	return VINF_SUCCESS;
1651	return CPUMSetGuestCR0(pVCpu, cr0 & ~X86_CR0_TS);
1652	}
1653
1654
1655	#ifdef LOG_ENABLED
1656	static const char *emMSRtoString(uint32_t uMsr)
1657	{
1658	switch (uMsr)
1659	{
1660	case MSR_IA32_APICBASE: return "MSR_IA32_APICBASE";
1661	case MSR_IA32_CR_PAT: return "MSR_IA32_CR_PAT";
1662	case MSR_IA32_SYSENTER_CS: return "MSR_IA32_SYSENTER_CS";
1663	case MSR_IA32_SYSENTER_EIP: return "MSR_IA32_SYSENTER_EIP";
1664	case MSR_IA32_SYSENTER_ESP: return "MSR_IA32_SYSENTER_ESP";
1665	case MSR_K6_EFER: return "MSR_K6_EFER";
1666	case MSR_K8_SF_MASK: return "MSR_K8_SF_MASK";
1667	case MSR_K6_STAR: return "MSR_K6_STAR";
1668	case MSR_K8_LSTAR: return "MSR_K8_LSTAR";
1669	case MSR_K8_CSTAR: return "MSR_K8_CSTAR";
1670	case MSR_K8_FS_BASE: return "MSR_K8_FS_BASE";
1671	case MSR_K8_GS_BASE: return "MSR_K8_GS_BASE";
1672	case MSR_K8_KERNEL_GS_BASE: return "MSR_K8_KERNEL_GS_BASE";
1673	case MSR_K8_TSC_AUX: return "MSR_K8_TSC_AUX";
1674	case MSR_IA32_BIOS_SIGN_ID: return "Unsupported MSR_IA32_BIOS_SIGN_ID";
1675	case MSR_IA32_PLATFORM_ID: return "Unsupported MSR_IA32_PLATFORM_ID";
1676	case MSR_IA32_BIOS_UPDT_TRIG: return "Unsupported MSR_IA32_BIOS_UPDT_TRIG";
1677	case MSR_IA32_TSC: return "MSR_IA32_TSC";
1678	case MSR_IA32_MISC_ENABLE: return "MSR_IA32_MISC_ENABLE";
1679	case MSR_IA32_MTRR_CAP: return "MSR_IA32_MTRR_CAP";
1680	case MSR_IA32_MCG_CAP: return "Unsupported MSR_IA32_MCG_CAP";
1681	case MSR_IA32_MCG_STATUS: return "Unsupported MSR_IA32_MCG_STATUS";
1682	case MSR_IA32_MCG_CTRL: return "Unsupported MSR_IA32_MCG_CTRL";
1683	case MSR_IA32_MTRR_DEF_TYPE: return "MSR_IA32_MTRR_DEF_TYPE";
1684	case MSR_K7_EVNTSEL0: return "Unsupported MSR_K7_EVNTSEL0";
1685	case MSR_K7_EVNTSEL1: return "Unsupported MSR_K7_EVNTSEL1";
1686	case MSR_K7_EVNTSEL2: return "Unsupported MSR_K7_EVNTSEL2";
1687	case MSR_K7_EVNTSEL3: return "Unsupported MSR_K7_EVNTSEL3";
1688	case MSR_IA32_MC0_CTL: return "Unsupported MSR_IA32_MC0_CTL";
1689	case MSR_IA32_MC0_STATUS: return "Unsupported MSR_IA32_MC0_STATUS";
1690	case MSR_IA32_PERFEVTSEL0: return "Unsupported MSR_IA32_PERFEVTSEL0";
1691	case MSR_IA32_PERFEVTSEL1: return "Unsupported MSR_IA32_PERFEVTSEL1";
1692	case MSR_IA32_PERF_STATUS: return "MSR_IA32_PERF_STATUS";
1693	case MSR_IA32_PLATFORM_INFO: return "MSR_IA32_PLATFORM_INFO";
1694	case MSR_IA32_PERF_CTL: return "Unsupported MSR_IA32_PERF_CTL";
1695	case MSR_K7_PERFCTR0: return "Unsupported MSR_K7_PERFCTR0";
1696	case MSR_K7_PERFCTR1: return "Unsupported MSR_K7_PERFCTR1";
1697	case MSR_K7_PERFCTR2: return "Unsupported MSR_K7_PERFCTR2";
1698	case MSR_K7_PERFCTR3: return "Unsupported MSR_K7_PERFCTR3";
1699	case MSR_IA32_PMC0: return "Unsupported MSR_IA32_PMC0";
1700	case MSR_IA32_PMC1: return "Unsupported MSR_IA32_PMC1";
1701	case MSR_IA32_PMC2: return "Unsupported MSR_IA32_PMC2";
1702	case MSR_IA32_PMC3: return "Unsupported MSR_IA32_PMC3";
1703	}
1704	return "Unknown MSR";
1705	}
1706	#endif /* LOG_ENABLED */
1707
1708
1709	/**
1710	* Interpret RDMSR
1711	*
1712	* @returns VBox status code.
1713	* @param pVM Pointer to the VM.
1714	* @param pVCpu Pointer to the VMCPU.
1715	* @param pRegFrame The register frame.
1716	*/
1717	VMM_INT_DECL(int) EMInterpretRdmsr(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1718	{
1719	NOREF(pVM);
1720
1721	/* Get the current privilege level. */
1722	if (CPUMGetGuestCPL(pVCpu) != 0)
1723	{
1724	Log4(("EM: Refuse RDMSR: CPL != 0\n"));
1725	return VERR_EM_INTERPRETER; /* supervisor only */
1726	}
1727
1728	uint64_t uValue;
1729	int rc = CPUMQueryGuestMsr(pVCpu, pRegFrame->ecx, &uValue);
1730	if (RT_UNLIKELY(rc != VINF_SUCCESS))
1731	{
1732	Assert(rc == VERR_CPUM_RAISE_GP_0);
1733	Log4(("EM: Refuse RDMSR: rc=%Rrc\n", rc));
1734	return VERR_EM_INTERPRETER;
1735	}
1736	pRegFrame->rax = (uint32_t) uValue;
1737	pRegFrame->rdx = (uint32_t)(uValue >> 32);
1738	LogFlow(("EMInterpretRdmsr %s (%x) -> %RX64\n", emMSRtoString(pRegFrame->ecx), pRegFrame->ecx, uValue));
1739	return rc;
1740	}
1741
1742
1743	/**
1744	* Interpret WRMSR
1745	*
1746	* @returns VBox status code.
1747	* @param pVM Pointer to the VM.
1748	* @param pVCpu Pointer to the VMCPU.
1749	* @param pRegFrame The register frame.
1750	*/
1751	VMM_INT_DECL(int) EMInterpretWrmsr(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame)
1752	{
1753	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1754
1755	/* Check the current privilege level, this instruction is supervisor only. */
1756	if (CPUMGetGuestCPL(pVCpu) != 0)
1757	{
1758	Log4(("EM: Refuse WRMSR: CPL != 0\n"));
1759	return VERR_EM_INTERPRETER; /** @todo raise \#GP(0) */
1760	}
1761
1762	int rc = CPUMSetGuestMsr(pVCpu, pRegFrame->ecx, RT_MAKE_U64(pRegFrame->eax, pRegFrame->edx));
1763	if (rc != VINF_SUCCESS)
1764	{
1765	Assert(rc == VERR_CPUM_RAISE_GP_0);
1766	Log4(("EM: Refuse WRMSR: rc=%d\n", rc));
1767	return VERR_EM_INTERPRETER;
1768	}
1769	LogFlow(("EMInterpretWrmsr %s (%x) val=%RX64\n", emMSRtoString(pRegFrame->ecx), pRegFrame->ecx,
1770	RT_MAKE_U64(pRegFrame->eax, pRegFrame->edx)));
1771	NOREF(pVM);
1772	return rc;
1773	}
1774
1775
1776	/**
1777	* Interpret CRx read.
1778	*
1779	* @returns VBox status code.
1780	* @param pVM Pointer to the VM.
1781	* @param pVCpu Pointer to the VMCPU.
1782	* @param pRegFrame The register frame.
1783	* @param DestRegGen General purpose register index (USE_REG_E**))
1784	* @param SrcRegCRx CRx register index (DISUSE_REG_CR*)
1785	*
1786	*/
1787	VMM_INT_DECL(int) EMInterpretCRxRead(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegGen, uint32_t SrcRegCrx)
1788	{
1789	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1790	uint64_t val64;
1791	int rc = CPUMGetGuestCRx(pVCpu, SrcRegCrx, &val64);
1792	AssertMsgRCReturn(rc, ("CPUMGetGuestCRx %d failed\n", SrcRegCrx), VERR_EM_INTERPRETER);
1793	NOREF(pVM);
1794
1795	if (CPUMIsGuestIn64BitCode(pVCpu))
1796	rc = DISWriteReg64(pRegFrame, DestRegGen, val64);
1797	else
1798	rc = DISWriteReg32(pRegFrame, DestRegGen, val64);
1799
1800	if (RT_SUCCESS(rc))
1801	{
1802	LogFlow(("MOV_CR: gen32=%d CR=%d val=%RX64\n", DestRegGen, SrcRegCrx, val64));
1803	return VINF_SUCCESS;
1804	}
1805	return VERR_EM_INTERPRETER;
1806	}
1807
1808
1809	/**
1810	* Interpret DRx write.
1811	*
1812	* @returns VBox status code.
1813	* @param pVM Pointer to the VM.
1814	* @param pVCpu Pointer to the VMCPU.
1815	* @param pRegFrame The register frame.
1816	* @param DestRegDRx DRx register index (USE_REG_DR*)
1817	* @param SrcRegGen General purpose register index (USE_REG_E**))
1818	*
1819	*/
1820	VMM_INT_DECL(int) EMInterpretDRxWrite(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegDrx, uint32_t SrcRegGen)
1821	{
1822	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1823	uint64_t val;
1824	int rc;
1825	NOREF(pVM);
1826
1827	if (CPUMIsGuestIn64BitCode(pVCpu))
1828	rc = DISFetchReg64(pRegFrame, SrcRegGen, &val);
1829	else
1830	{
1831	uint32_t val32;
1832	rc = DISFetchReg32(pRegFrame, SrcRegGen, &val32);
1833	val = val32;
1834	}
1835
1836	if (RT_SUCCESS(rc))
1837	{
1838	/** @todo we don't fail if illegal bits are set/cleared for e.g. dr7 */
1839	rc = CPUMSetGuestDRx(pVCpu, DestRegDrx, val);
1840	if (RT_SUCCESS(rc))
1841	return rc;
1842	AssertMsgFailed(("CPUMSetGuestDRx %d failed\n", DestRegDrx));
1843	}
1844	return VERR_EM_INTERPRETER;
1845	}
1846
1847
1848	/**
1849	* Interpret DRx read.
1850	*
1851	* @returns VBox status code.
1852	* @param pVM Pointer to the VM.
1853	* @param pVCpu Pointer to the VMCPU.
1854	* @param pRegFrame The register frame.
1855	* @param DestRegGen General purpose register index (USE_REG_E**))
1856	* @param SrcRegDRx DRx register index (USE_REG_DR*)
1857	*
1858	*/
1859	VMM_INT_DECL(int) EMInterpretDRxRead(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegGen, uint32_t SrcRegDrx)
1860	{
1861	uint64_t val64;
1862	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
1863	NOREF(pVM);
1864
1865	int rc = CPUMGetGuestDRx(pVCpu, SrcRegDrx, &val64);
1866	AssertMsgRCReturn(rc, ("CPUMGetGuestDRx %d failed\n", SrcRegDrx), VERR_EM_INTERPRETER);
1867	if (CPUMIsGuestIn64BitCode(pVCpu))
1868	rc = DISWriteReg64(pRegFrame, DestRegGen, val64);
1869	else
1870	rc = DISWriteReg32(pRegFrame, DestRegGen, (uint32_t)val64);
1871
1872	if (RT_SUCCESS(rc))
1873	return VINF_SUCCESS;
1874
1875	return VERR_EM_INTERPRETER;
1876	}
1877
1878
1879	#if !defined(VBOX_WITH_IEM) \|\| defined(VBOX_COMPARE_IEM_AND_EM)
1880
1881
1882
1883
1884
1885
1886	/*
1887	*
1888	* The old interpreter.
1889	* The old interpreter.
1890	* The old interpreter.
1891	* The old interpreter.
1892	* The old interpreter.
1893	*
1894	*/
1895
1896	DECLINLINE(int) emRamRead(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCPTR GCPtrSrc, uint32_t cb)
1897	{
1898	#ifdef IN_RC
1899	int rc = MMGCRamRead(pVM, pvDst, (void *)(uintptr_t)GCPtrSrc, cb);
1900	if (RT_LIKELY(rc != VERR_ACCESS_DENIED))
1901	return rc;
1902	/*
1903	* The page pool cache may end up here in some cases because it
1904	* flushed one of the shadow mappings used by the trapping
1905	* instruction and it either flushed the TLB or the CPU reused it.
1906	*/
1907	#else
1908	NOREF(pVM);
1909	#endif
1910	return PGMPhysInterpretedReadNoHandlers(pVCpu, pCtxCore, pvDst, GCPtrSrc, cb, /fMayTrap/ false);
1911	}
1912
1913
1914	DECLINLINE(int) emRamWrite(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, RTGCPTR GCPtrDst, const void *pvSrc, uint32_t cb)
1915	{
1916	/* Don't use MMGCRamWrite here as it does not respect zero pages, shared
1917	pages or write monitored pages. */
1918	NOREF(pVM);
1919	#if !defined(VBOX_COMPARE_IEM_AND_EM) \|\| !defined(VBOX_COMPARE_IEM_LAST)
1920	int rc = PGMPhysInterpretedWriteNoHandlers(pVCpu, pCtxCore, GCPtrDst, pvSrc, cb, /fMayTrap/ false);
1921	#else
1922	int rc = VINF_SUCCESS;
1923	#endif
1924	#ifdef VBOX_COMPARE_IEM_AND_EM
1925	Log(("EM Wrote: %RGv %.*Rhxs rc=%Rrc\n", GCPtrDst, RT_MAX(RT_MIN(cb, 64), 1), pvSrc, rc));
1926	g_cbEmWrote = cb;
1927	memcpy(g_abEmWrote, pvSrc, RT_MIN(cb, sizeof(g_abEmWrote)));
1928	#endif
1929	return rc;
1930	}
1931
1932
1933	/** Convert sel:addr to a flat GC address. */
1934	DECLINLINE(RTGCPTR) emConvertToFlatAddr(PVM pVM, PCPUMCTXCORE pRegFrame, PDISCPUSTATE pDis, PDISOPPARAM pParam, RTGCPTR pvAddr)
1935	{
1936	DISSELREG enmPrefixSeg = DISDetectSegReg(pDis, pParam);
1937	return SELMToFlat(pVM, enmPrefixSeg, pRegFrame, pvAddr);
1938	}
1939
1940
1941	#if defined(VBOX_STRICT) \|\| defined(LOG_ENABLED)
1942	/**
1943	* Get the mnemonic for the disassembled instruction.
1944	*
1945	* GC/R0 doesn't include the strings in the DIS tables because
1946	* of limited space.
1947	*/
1948	static const char *emGetMnemonic(PDISCPUSTATE pDis)
1949	{
1950	switch (pDis->pCurInstr->uOpcode)
1951	{
1952	case OP_XCHG: return "Xchg";
1953	case OP_DEC: return "Dec";
1954	case OP_INC: return "Inc";
1955	case OP_POP: return "Pop";
1956	case OP_OR: return "Or";
1957	case OP_AND: return "And";
1958	case OP_MOV: return "Mov";
1959	case OP_INVLPG: return "InvlPg";
1960	case OP_CPUID: return "CpuId";
1961	case OP_MOV_CR: return "MovCRx";
1962	case OP_MOV_DR: return "MovDRx";
1963	case OP_LLDT: return "LLdt";
1964	case OP_LGDT: return "LGdt";
1965	case OP_LIDT: return "LIdt";
1966	case OP_CLTS: return "Clts";
1967	case OP_MONITOR: return "Monitor";
1968	case OP_MWAIT: return "MWait";
1969	case OP_RDMSR: return "Rdmsr";
1970	case OP_WRMSR: return "Wrmsr";
1971	case OP_ADD: return "Add";
1972	case OP_ADC: return "Adc";
1973	case OP_SUB: return "Sub";
1974	case OP_SBB: return "Sbb";
1975	case OP_RDTSC: return "Rdtsc";
1976	case OP_STI: return "Sti";
1977	case OP_CLI: return "Cli";
1978	case OP_XADD: return "XAdd";
1979	case OP_HLT: return "Hlt";
1980	case OP_IRET: return "Iret";
1981	case OP_MOVNTPS: return "MovNTPS";
1982	case OP_STOSWD: return "StosWD";
1983	case OP_WBINVD: return "WbInvd";
1984	case OP_XOR: return "Xor";
1985	case OP_BTR: return "Btr";
1986	case OP_BTS: return "Bts";
1987	case OP_BTC: return "Btc";
1988	case OP_LMSW: return "Lmsw";
1989	case OP_SMSW: return "Smsw";
1990	case OP_CMPXCHG: return pDis->fPrefix & DISPREFIX_LOCK ? "Lock CmpXchg" : "CmpXchg";
1991	case OP_CMPXCHG8B: return pDis->fPrefix & DISPREFIX_LOCK ? "Lock CmpXchg8b" : "CmpXchg8b";
1992
1993	default:
1994	Log(("Unknown opcode %d\n", pDis->pCurInstr->uOpcode));
1995	return "???";
1996	}
1997	}
1998	#endif /* VBOX_STRICT \|\| LOG_ENABLED */
1999
2000
2001	/**
2002	* XCHG instruction emulation.
2003	*/
2004	static int emInterpretXchg(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
2005	{
2006	DISQPVPARAMVAL param1, param2;
2007	NOREF(pvFault);
2008
2009	/* Source to make DISQueryParamVal read the register value - ugly hack */
2010	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
2011	if(RT_FAILURE(rc))
2012	return VERR_EM_INTERPRETER;
2013
2014	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2015	if(RT_FAILURE(rc))
2016	return VERR_EM_INTERPRETER;
2017
2018	#ifdef IN_RC
2019	if (TRPMHasTrap(pVCpu))
2020	{
2021	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2022	{
2023	#endif
2024	RTGCPTR pParam1 = 0, pParam2 = 0;
2025	uint64_t valpar1, valpar2;
2026
2027	AssertReturn(pDis->Param1.cb == pDis->Param2.cb, VERR_EM_INTERPRETER);
2028	switch(param1.type)
2029	{
2030	case DISQPV_TYPE_IMMEDIATE: /* register type is translated to this one too */
2031	valpar1 = param1.val.val64;
2032	break;
2033
2034	case DISQPV_TYPE_ADDRESS:
2035	pParam1 = (RTGCPTR)param1.val.val64;
2036	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2037	EM_ASSERT_FAULT_RETURN(pParam1 == pvFault, VERR_EM_INTERPRETER);
2038	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pParam1, param1.size);
2039	if (RT_FAILURE(rc))
2040	{
2041	AssertMsgFailed(("MMGCRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2042	return VERR_EM_INTERPRETER;
2043	}
2044	break;
2045
2046	default:
2047	AssertFailed();
2048	return VERR_EM_INTERPRETER;
2049	}
2050
2051	switch(param2.type)
2052	{
2053	case DISQPV_TYPE_ADDRESS:
2054	pParam2 = (RTGCPTR)param2.val.val64;
2055	pParam2 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param2, pParam2);
2056	EM_ASSERT_FAULT_RETURN(pParam2 == pvFault, VERR_EM_INTERPRETER);
2057	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar2, pParam2, param2.size);
2058	if (RT_FAILURE(rc))
2059	{
2060	AssertMsgFailed(("MMGCRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2061	}
2062	break;
2063
2064	case DISQPV_TYPE_IMMEDIATE:
2065	valpar2 = param2.val.val64;
2066	break;
2067
2068	default:
2069	AssertFailed();
2070	return VERR_EM_INTERPRETER;
2071	}
2072
2073	/* Write value of parameter 2 to parameter 1 (reg or memory address) */
2074	if (pParam1 == 0)
2075	{
2076	Assert(param1.type == DISQPV_TYPE_IMMEDIATE); /* register actually */
2077	switch(param1.size)
2078	{
2079	case 1: //special case for AH etc
2080	rc = DISWriteReg8(pRegFrame, pDis->Param1.Base.idxGenReg, (uint8_t )valpar2); break;
2081	case 2: rc = DISWriteReg16(pRegFrame, pDis->Param1.Base.idxGenReg, (uint16_t)valpar2); break;
2082	case 4: rc = DISWriteReg32(pRegFrame, pDis->Param1.Base.idxGenReg, (uint32_t)valpar2); break;
2083	case 8: rc = DISWriteReg64(pRegFrame, pDis->Param1.Base.idxGenReg, valpar2); break;
2084	default: AssertFailedReturn(VERR_EM_INTERPRETER);
2085	}
2086	if (RT_FAILURE(rc))
2087	return VERR_EM_INTERPRETER;
2088	}
2089	else
2090	{
2091	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar2, param1.size);
2092	if (RT_FAILURE(rc))
2093	{
2094	AssertMsgFailed(("emRamWrite %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2095	return VERR_EM_INTERPRETER;
2096	}
2097	}
2098
2099	/* Write value of parameter 1 to parameter 2 (reg or memory address) */
2100	if (pParam2 == 0)
2101	{
2102	Assert(param2.type == DISQPV_TYPE_IMMEDIATE); /* register actually */
2103	switch(param2.size)
2104	{
2105	case 1: //special case for AH etc
2106	rc = DISWriteReg8(pRegFrame, pDis->Param2.Base.idxGenReg, (uint8_t )valpar1); break;
2107	case 2: rc = DISWriteReg16(pRegFrame, pDis->Param2.Base.idxGenReg, (uint16_t)valpar1); break;
2108	case 4: rc = DISWriteReg32(pRegFrame, pDis->Param2.Base.idxGenReg, (uint32_t)valpar1); break;
2109	case 8: rc = DISWriteReg64(pRegFrame, pDis->Param2.Base.idxGenReg, valpar1); break;
2110	default: AssertFailedReturn(VERR_EM_INTERPRETER);
2111	}
2112	if (RT_FAILURE(rc))
2113	return VERR_EM_INTERPRETER;
2114	}
2115	else
2116	{
2117	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam2, &valpar1, param2.size);
2118	if (RT_FAILURE(rc))
2119	{
2120	AssertMsgFailed(("emRamWrite %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2121	return VERR_EM_INTERPRETER;
2122	}
2123	}
2124
2125	*pcbSize = param2.size;
2126	return VINF_SUCCESS;
2127	#ifdef IN_RC
2128	}
2129	}
2130	return VERR_EM_INTERPRETER;
2131	#endif
2132	}
2133
2134
2135	/**
2136	* INC and DEC emulation.
2137	*/
2138	static int emInterpretIncDec(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize,
2139	PFNEMULATEPARAM2 pfnEmulate)
2140	{
2141	DISQPVPARAMVAL param1;
2142	NOREF(pvFault);
2143
2144	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2145	if(RT_FAILURE(rc))
2146	return VERR_EM_INTERPRETER;
2147
2148	#ifdef IN_RC
2149	if (TRPMHasTrap(pVCpu))
2150	{
2151	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2152	{
2153	#endif
2154	RTGCPTR pParam1 = 0;
2155	uint64_t valpar1;
2156
2157	if (param1.type == DISQPV_TYPE_ADDRESS)
2158	{
2159	pParam1 = (RTGCPTR)param1.val.val64;
2160	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2161	#ifdef IN_RC
2162	/* Safety check (in theory it could cross a page boundary and fault there though) */
2163	EM_ASSERT_FAULT_RETURN(pParam1 == pvFault, VERR_EM_INTERPRETER);
2164	#endif
2165	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pParam1, param1.size);
2166	if (RT_FAILURE(rc))
2167	{
2168	AssertMsgFailed(("emRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2169	return VERR_EM_INTERPRETER;
2170	}
2171	}
2172	else
2173	{
2174	AssertFailed();
2175	return VERR_EM_INTERPRETER;
2176	}
2177
2178	uint32_t eflags;
2179
2180	eflags = pfnEmulate(&valpar1, param1.size);
2181
2182	/* Write result back */
2183	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar1, param1.size);
2184	if (RT_FAILURE(rc))
2185	{
2186	AssertMsgFailed(("emRamWrite %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2187	return VERR_EM_INTERPRETER;
2188	}
2189
2190	/* Update guest's eflags and finish. */
2191	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2192	\| (eflags & (X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2193
2194	/* All done! */
2195	*pcbSize = param1.size;
2196	return VINF_SUCCESS;
2197	#ifdef IN_RC
2198	}
2199	}
2200	return VERR_EM_INTERPRETER;
2201	#endif
2202	}
2203
2204
2205	/**
2206	* POP Emulation.
2207	*/
2208	static int emInterpretPop(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
2209	{
2210	Assert(pDis->uCpuMode != DISCPUMODE_64BIT); /** @todo check */
2211	DISQPVPARAMVAL param1;
2212	NOREF(pvFault);
2213
2214	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2215	if(RT_FAILURE(rc))
2216	return VERR_EM_INTERPRETER;
2217
2218	#ifdef IN_RC
2219	if (TRPMHasTrap(pVCpu))
2220	{
2221	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2222	{
2223	#endif
2224	RTGCPTR pParam1 = 0;
2225	uint32_t valpar1;
2226	RTGCPTR pStackVal;
2227
2228	/* Read stack value first */
2229	if (CPUMGetGuestCodeBits(pVCpu) == 16)
2230	return VERR_EM_INTERPRETER; /* No legacy 16 bits stuff here, please. */
2231
2232	/* Convert address; don't bother checking limits etc, as we only read here */
2233	pStackVal = SELMToFlat(pVM, DISSELREG_SS, pRegFrame, (RTGCPTR)pRegFrame->esp);
2234	if (pStackVal == 0)
2235	return VERR_EM_INTERPRETER;
2236
2237	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pStackVal, param1.size);
2238	if (RT_FAILURE(rc))
2239	{
2240	AssertMsgFailed(("emRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2241	return VERR_EM_INTERPRETER;
2242	}
2243
2244	if (param1.type == DISQPV_TYPE_ADDRESS)
2245	{
2246	pParam1 = (RTGCPTR)param1.val.val64;
2247
2248	/* pop [esp+xx] uses esp after the actual pop! */
2249	AssertCompile(DISGREG_ESP == DISGREG_SP);
2250	if ( (pDis->Param1.fUse & DISUSE_BASE)
2251	&& (pDis->Param1.fUse & (DISUSE_REG_GEN16\|DISUSE_REG_GEN32))
2252	&& pDis->Param1.Base.idxGenReg == DISGREG_ESP
2253	)
2254	pParam1 = (RTGCPTR)((RTGCUINTPTR)pParam1 + param1.size);
2255
2256	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2257	EM_ASSERT_FAULT_RETURN(pParam1 == pvFault \|\| (RTGCPTR)pRegFrame->esp == pvFault, VERR_EM_INTERPRETER);
2258	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar1, param1.size);
2259	if (RT_FAILURE(rc))
2260	{
2261	AssertMsgFailed(("emRamWrite %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2262	return VERR_EM_INTERPRETER;
2263	}
2264
2265	/* Update ESP as the last step */
2266	pRegFrame->esp += param1.size;
2267	}
2268	else
2269	{
2270	#ifndef DEBUG_bird // annoying assertion.
2271	AssertFailed();
2272	#endif
2273	return VERR_EM_INTERPRETER;
2274	}
2275
2276	/* All done! */
2277	*pcbSize = param1.size;
2278	return VINF_SUCCESS;
2279	#ifdef IN_RC
2280	}
2281	}
2282	return VERR_EM_INTERPRETER;
2283	#endif
2284	}
2285
2286
2287	/**
2288	* XOR/OR/AND Emulation.
2289	*/
2290	static int emInterpretOrXorAnd(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize,
2291	PFNEMULATEPARAM3 pfnEmulate)
2292	{
2293	DISQPVPARAMVAL param1, param2;
2294	NOREF(pvFault);
2295
2296	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2297	if(RT_FAILURE(rc))
2298	return VERR_EM_INTERPRETER;
2299
2300	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2301	if(RT_FAILURE(rc))
2302	return VERR_EM_INTERPRETER;
2303
2304	#ifdef IN_RC
2305	if (TRPMHasTrap(pVCpu))
2306	{
2307	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2308	{
2309	#endif
2310	RTGCPTR pParam1;
2311	uint64_t valpar1, valpar2;
2312
2313	if (pDis->Param1.cb != pDis->Param2.cb)
2314	{
2315	if (pDis->Param1.cb < pDis->Param2.cb)
2316	{
2317	AssertMsgFailed(("%s at %RGv parameter mismatch %d vs %d!!\n", emGetMnemonic(pDis), (RTGCPTR)pRegFrame->rip, pDis->Param1.cb, pDis->Param2.cb)); /* should never happen! */
2318	return VERR_EM_INTERPRETER;
2319	}
2320	/* Or %Ev, Ib -> just a hack to save some space; the data width of the 1st parameter determines the real width */
2321	pDis->Param2.cb = pDis->Param1.cb;
2322	param2.size = param1.size;
2323	}
2324
2325	/* The destination is always a virtual address */
2326	if (param1.type == DISQPV_TYPE_ADDRESS)
2327	{
2328	pParam1 = (RTGCPTR)param1.val.val64;
2329	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2330	EM_ASSERT_FAULT_RETURN(pParam1 == pvFault, VERR_EM_INTERPRETER);
2331	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pParam1, param1.size);
2332	if (RT_FAILURE(rc))
2333	{
2334	AssertMsgFailed(("emRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2335	return VERR_EM_INTERPRETER;
2336	}
2337	}
2338	else
2339	{
2340	AssertFailed();
2341	return VERR_EM_INTERPRETER;
2342	}
2343
2344	/* Register or immediate data */
2345	switch(param2.type)
2346	{
2347	case DISQPV_TYPE_IMMEDIATE: /* both immediate data and register (ugly) */
2348	valpar2 = param2.val.val64;
2349	break;
2350
2351	default:
2352	AssertFailed();
2353	return VERR_EM_INTERPRETER;
2354	}
2355
2356	LogFlow(("emInterpretOrXorAnd %s %RGv %RX64 - %RX64 size %d (%d)\n", emGetMnemonic(pDis), pParam1, valpar1, valpar2, param2.size, param1.size));
2357
2358	/* Data read, emulate instruction. */
2359	uint32_t eflags = pfnEmulate(&valpar1, valpar2, param2.size);
2360
2361	LogFlow(("emInterpretOrXorAnd %s result %RX64\n", emGetMnemonic(pDis), valpar1));
2362
2363	/* Update guest's eflags and finish. */
2364	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2365	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2366
2367	/* And write it back */
2368	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar1, param1.size);
2369	if (RT_SUCCESS(rc))
2370	{
2371	/* All done! */
2372	*pcbSize = param2.size;
2373	return VINF_SUCCESS;
2374	}
2375	#ifdef IN_RC
2376	}
2377	}
2378	#endif
2379	return VERR_EM_INTERPRETER;
2380	}
2381
2382
2383	#ifndef VBOX_COMPARE_IEM_AND_EM
2384	/**
2385	* LOCK XOR/OR/AND Emulation.
2386	*/
2387	static int emInterpretLockOrXorAnd(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault,
2388	uint32_t *pcbSize, PFNEMULATELOCKPARAM3 pfnEmulate)
2389	{
2390	void *pvParam1;
2391	DISQPVPARAMVAL param1, param2;
2392	NOREF(pvFault);
2393
2394	#if HC_ARCH_BITS == 32 && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL_IN_R0)
2395	Assert(pDis->Param1.cb <= 4);
2396	#endif
2397
2398	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2399	if(RT_FAILURE(rc))
2400	return VERR_EM_INTERPRETER;
2401
2402	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2403	if(RT_FAILURE(rc))
2404	return VERR_EM_INTERPRETER;
2405
2406	if (pDis->Param1.cb != pDis->Param2.cb)
2407	{
2408	AssertMsgReturn(pDis->Param1.cb >= pDis->Param2.cb, /* should never happen! */
2409	("%s at %RGv parameter mismatch %d vs %d!!\n", emGetMnemonic(pDis), (RTGCPTR)pRegFrame->rip, pDis->Param1.cb, pDis->Param2.cb),
2410	VERR_EM_INTERPRETER);
2411
2412	/* Or %Ev, Ib -> just a hack to save some space; the data width of the 1st parameter determines the real width */
2413	pDis->Param2.cb = pDis->Param1.cb;
2414	param2.size = param1.size;
2415	}
2416
2417	#ifdef IN_RC
2418	/* Safety check (in theory it could cross a page boundary and fault there though) */
2419	Assert( TRPMHasTrap(pVCpu)
2420	&& (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW));
2421	EM_ASSERT_FAULT_RETURN(GCPtrPar1 == pvFault, VERR_EM_INTERPRETER);
2422	#endif
2423
2424	/* Register and immediate data == DISQPV_TYPE_IMMEDIATE */
2425	AssertReturn(param2.type == DISQPV_TYPE_IMMEDIATE, VERR_EM_INTERPRETER);
2426	RTGCUINTREG ValPar2 = param2.val.val64;
2427
2428	/* The destination is always a virtual address */
2429	AssertReturn(param1.type == DISQPV_TYPE_ADDRESS, VERR_EM_INTERPRETER);
2430
2431	RTGCPTR GCPtrPar1 = param1.val.val64;
2432	GCPtrPar1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, GCPtrPar1);
2433	PGMPAGEMAPLOCK Lock;
2434	rc = PGMPhysGCPtr2CCPtr(pVCpu, GCPtrPar1, &pvParam1, &Lock);
2435	AssertRCReturn(rc, VERR_EM_INTERPRETER);
2436
2437	/* Try emulate it with a one-shot #PF handler in place. (RC) */
2438	Log2(("%s %RGv imm%d=%RX64\n", emGetMnemonic(pDis), GCPtrPar1, pDis->Param2.cb*8, ValPar2));
2439
2440	RTGCUINTREG32 eflags = 0;
2441	rc = pfnEmulate(pvParam1, ValPar2, pDis->Param2.cb, &eflags);
2442	PGMPhysReleasePageMappingLock(pVM, &Lock);
2443	if (RT_FAILURE(rc))
2444	{
2445	Log(("%s %RGv imm%d=%RX64-> emulation failed due to page fault!\n", emGetMnemonic(pDis), GCPtrPar1, pDis->Param2.cb*8, ValPar2));
2446	return VERR_EM_INTERPRETER;
2447	}
2448
2449	/* Update guest's eflags and finish. */
2450	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2451	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2452
2453	*pcbSize = param2.size;
2454	return VINF_SUCCESS;
2455	}
2456	#endif /* !VBOX_COMPARE_IEM_AND_EM */
2457
2458
2459	/**
2460	* ADD, ADC & SUB Emulation.
2461	*/
2462	static int emInterpretAddSub(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize,
2463	PFNEMULATEPARAM3 pfnEmulate)
2464	{
2465	NOREF(pvFault);
2466	DISQPVPARAMVAL param1, param2;
2467	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2468	if(RT_FAILURE(rc))
2469	return VERR_EM_INTERPRETER;
2470
2471	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2472	if(RT_FAILURE(rc))
2473	return VERR_EM_INTERPRETER;
2474
2475	#ifdef IN_RC
2476	if (TRPMHasTrap(pVCpu))
2477	{
2478	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2479	{
2480	#endif
2481	RTGCPTR pParam1;
2482	uint64_t valpar1, valpar2;
2483
2484	if (pDis->Param1.cb != pDis->Param2.cb)
2485	{
2486	if (pDis->Param1.cb < pDis->Param2.cb)
2487	{
2488	AssertMsgFailed(("%s at %RGv parameter mismatch %d vs %d!!\n", emGetMnemonic(pDis), (RTGCPTR)pRegFrame->rip, pDis->Param1.cb, pDis->Param2.cb)); /* should never happen! */
2489	return VERR_EM_INTERPRETER;
2490	}
2491	/* Or %Ev, Ib -> just a hack to save some space; the data width of the 1st parameter determines the real width */
2492	pDis->Param2.cb = pDis->Param1.cb;
2493	param2.size = param1.size;
2494	}
2495
2496	/* The destination is always a virtual address */
2497	if (param1.type == DISQPV_TYPE_ADDRESS)
2498	{
2499	pParam1 = (RTGCPTR)param1.val.val64;
2500	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2501	EM_ASSERT_FAULT_RETURN(pParam1 == pvFault, VERR_EM_INTERPRETER);
2502	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pParam1, param1.size);
2503	if (RT_FAILURE(rc))
2504	{
2505	AssertMsgFailed(("emRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2506	return VERR_EM_INTERPRETER;
2507	}
2508	}
2509	else
2510	{
2511	#ifndef DEBUG_bird
2512	AssertFailed();
2513	#endif
2514	return VERR_EM_INTERPRETER;
2515	}
2516
2517	/* Register or immediate data */
2518	switch(param2.type)
2519	{
2520	case DISQPV_TYPE_IMMEDIATE: /* both immediate data and register (ugly) */
2521	valpar2 = param2.val.val64;
2522	break;
2523
2524	default:
2525	AssertFailed();
2526	return VERR_EM_INTERPRETER;
2527	}
2528
2529	/* Data read, emulate instruction. */
2530	uint32_t eflags = pfnEmulate(&valpar1, valpar2, param2.size);
2531
2532	/* Update guest's eflags and finish. */
2533	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2534	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2535
2536	/* And write it back */
2537	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar1, param1.size);
2538	if (RT_SUCCESS(rc))
2539	{
2540	/* All done! */
2541	*pcbSize = param2.size;
2542	return VINF_SUCCESS;
2543	}
2544	#ifdef IN_RC
2545	}
2546	}
2547	#endif
2548	return VERR_EM_INTERPRETER;
2549	}
2550
2551
2552	/**
2553	* ADC Emulation.
2554	*/
2555	static int emInterpretAdc(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
2556	{
2557	if (pRegFrame->eflags.Bits.u1CF)
2558	return emInterpretAddSub(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, EMEmulateAdcWithCarrySet);
2559	else
2560	return emInterpretAddSub(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, EMEmulateAdd);
2561	}
2562
2563
2564	/**
2565	* BTR/C/S Emulation.
2566	*/
2567	static int emInterpretBitTest(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize,
2568	PFNEMULATEPARAM2UINT32 pfnEmulate)
2569	{
2570	DISQPVPARAMVAL param1, param2;
2571	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2572	if(RT_FAILURE(rc))
2573	return VERR_EM_INTERPRETER;
2574
2575	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2576	if(RT_FAILURE(rc))
2577	return VERR_EM_INTERPRETER;
2578
2579	#ifdef IN_RC
2580	if (TRPMHasTrap(pVCpu))
2581	{
2582	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
2583	{
2584	#endif
2585	RTGCPTR pParam1;
2586	uint64_t valpar1 = 0, valpar2;
2587	uint32_t eflags;
2588
2589	/* The destination is always a virtual address */
2590	if (param1.type != DISQPV_TYPE_ADDRESS)
2591	return VERR_EM_INTERPRETER;
2592
2593	pParam1 = (RTGCPTR)param1.val.val64;
2594	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
2595
2596	/* Register or immediate data */
2597	switch(param2.type)
2598	{
2599	case DISQPV_TYPE_IMMEDIATE: /* both immediate data and register (ugly) */
2600	valpar2 = param2.val.val64;
2601	break;
2602
2603	default:
2604	AssertFailed();
2605	return VERR_EM_INTERPRETER;
2606	}
2607
2608	Log2(("emInterpret%s: pvFault=%RGv pParam1=%RGv val2=%x\n", emGetMnemonic(pDis), pvFault, pParam1, valpar2));
2609	pParam1 = (RTGCPTR)((RTGCUINTPTR)pParam1 + valpar2/8);
2610	EM_ASSERT_FAULT_RETURN((RTGCPTR)((RTGCUINTPTR)pParam1 & ~3) == pvFault, VERR_EM_INTERPRETER);
2611	rc = emRamRead(pVM, pVCpu, pRegFrame, &valpar1, pParam1, 1);
2612	if (RT_FAILURE(rc))
2613	{
2614	AssertMsgFailed(("emRamRead %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
2615	return VERR_EM_INTERPRETER;
2616	}
2617
2618	Log2(("emInterpretBtx: val=%x\n", valpar1));
2619	/* Data read, emulate bit test instruction. */
2620	eflags = pfnEmulate(&valpar1, valpar2 & 0x7);
2621
2622	Log2(("emInterpretBtx: val=%x CF=%d\n", valpar1, !!(eflags & X86_EFL_CF)));
2623
2624	/* Update guest's eflags and finish. */
2625	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2626	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2627
2628	/* And write it back */
2629	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &valpar1, 1);
2630	if (RT_SUCCESS(rc))
2631	{
2632	/* All done! */
2633	*pcbSize = 1;
2634	return VINF_SUCCESS;
2635	}
2636	#ifdef IN_RC
2637	}
2638	}
2639	#endif
2640	return VERR_EM_INTERPRETER;
2641	}
2642
2643
2644	#ifndef VBOX_COMPARE_IEM_AND_EM
2645	/**
2646	* LOCK BTR/C/S Emulation.
2647	*/
2648	static int emInterpretLockBitTest(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault,
2649	uint32_t *pcbSize, PFNEMULATELOCKPARAM2 pfnEmulate)
2650	{
2651	void *pvParam1;
2652
2653	DISQPVPARAMVAL param1, param2;
2654	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2655	if(RT_FAILURE(rc))
2656	return VERR_EM_INTERPRETER;
2657
2658	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2659	if(RT_FAILURE(rc))
2660	return VERR_EM_INTERPRETER;
2661
2662	/* The destination is always a virtual address */
2663	if (param1.type != DISQPV_TYPE_ADDRESS)
2664	return VERR_EM_INTERPRETER;
2665
2666	/* Register and immediate data == DISQPV_TYPE_IMMEDIATE */
2667	AssertReturn(param2.type == DISQPV_TYPE_IMMEDIATE, VERR_EM_INTERPRETER);
2668	uint64_t ValPar2 = param2.val.val64;
2669
2670	/* Adjust the parameters so what we're dealing with is a bit within the byte pointed to. */
2671	RTGCPTR GCPtrPar1 = param1.val.val64;
2672	GCPtrPar1 = (GCPtrPar1 + ValPar2 / 8);
2673	ValPar2 &= 7;
2674
2675	GCPtrPar1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, GCPtrPar1);
2676	#ifdef IN_RC
2677	Assert(TRPMHasTrap(pVCpu));
2678	EM_ASSERT_FAULT_RETURN((RTGCPTR)((RTGCUINTPTR)GCPtrPar1 & ~(RTGCUINTPTR)3) == pvFault, VERR_EM_INTERPRETER);
2679	#endif
2680
2681	PGMPAGEMAPLOCK Lock;
2682	rc = PGMPhysGCPtr2CCPtr(pVCpu, GCPtrPar1, &pvParam1, &Lock);
2683	AssertRCReturn(rc, VERR_EM_INTERPRETER);
2684
2685	Log2(("emInterpretLockBitTest %s: pvFault=%RGv GCPtrPar1=%RGv imm=%RX64\n", emGetMnemonic(pDis), pvFault, GCPtrPar1, ValPar2));
2686
2687	/* Try emulate it with a one-shot #PF handler in place. (RC) */
2688	RTGCUINTREG32 eflags = 0;
2689	rc = pfnEmulate(pvParam1, ValPar2, &eflags);
2690	PGMPhysReleasePageMappingLock(pVM, &Lock);
2691	if (RT_FAILURE(rc))
2692	{
2693	Log(("emInterpretLockBitTest %s: %RGv imm%d=%RX64 -> emulation failed due to page fault!\n",
2694	emGetMnemonic(pDis), GCPtrPar1, pDis->Param2.cb*8, ValPar2));
2695	return VERR_EM_INTERPRETER;
2696	}
2697
2698	Log2(("emInterpretLockBitTest %s: GCPtrPar1=%RGv imm=%RX64 CF=%d\n", emGetMnemonic(pDis), GCPtrPar1, ValPar2, !!(eflags & X86_EFL_CF)));
2699
2700	/* Update guest's eflags and finish. */
2701	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
2702	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
2703
2704	*pcbSize = 1;
2705	return VINF_SUCCESS;
2706	}
2707	#endif /* !VBOX_COMPARE_IEM_AND_EM */
2708
2709
2710	/**
2711	* MOV emulation.
2712	*/
2713	static int emInterpretMov(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
2714	{
2715	NOREF(pvFault);
2716	DISQPVPARAMVAL param1, param2;
2717	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_DST);
2718	if(RT_FAILURE(rc))
2719	return VERR_EM_INTERPRETER;
2720
2721	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
2722	if(RT_FAILURE(rc))
2723	return VERR_EM_INTERPRETER;
2724
2725	if (param1.type == DISQPV_TYPE_ADDRESS)
2726	{
2727	RTGCPTR pDest;
2728	uint64_t val64;
2729
2730	switch(param1.type)
2731	{
2732	case DISQPV_TYPE_IMMEDIATE:
2733	if(!(param1.flags & (DISQPV_FLAG_32\|DISQPV_FLAG_64)))
2734	return VERR_EM_INTERPRETER;
2735	/* fallthru */
2736
2737	case DISQPV_TYPE_ADDRESS:
2738	pDest = (RTGCPTR)param1.val.val64;
2739	pDest = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pDest);
2740	break;
2741
2742	default:
2743	AssertFailed();
2744	return VERR_EM_INTERPRETER;
2745	}
2746
2747	switch(param2.type)
2748	{
2749	case DISQPV_TYPE_IMMEDIATE: /* register type is translated to this one too */
2750	val64 = param2.val.val64;
2751	break;
2752
2753	default:
2754	Log(("emInterpretMov: unexpected type=%d rip=%RGv\n", param2.type, (RTGCPTR)pRegFrame->rip));
2755	return VERR_EM_INTERPRETER;
2756	}
2757	#ifdef LOG_ENABLED
2758	if (pDis->uCpuMode == DISCPUMODE_64BIT)
2759	LogFlow(("EMInterpretInstruction at %RGv: OP_MOV %RGv <- %RX64 (%d) &val64=%RHv\n", (RTGCPTR)pRegFrame->rip, pDest, val64, param2.size, &val64));
2760	else
2761	LogFlow(("EMInterpretInstruction at %08RX64: OP_MOV %RGv <- %08X (%d) &val64=%RHv\n", pRegFrame->rip, pDest, (uint32_t)val64, param2.size, &val64));
2762	#endif
2763
2764	Assert(param2.size <= 8 && param2.size > 0);
2765	EM_ASSERT_FAULT_RETURN(pDest == pvFault, VERR_EM_INTERPRETER);
2766	rc = emRamWrite(pVM, pVCpu, pRegFrame, pDest, &val64, param2.size);
2767	if (RT_FAILURE(rc))
2768	return VERR_EM_INTERPRETER;
2769
2770	*pcbSize = param2.size;
2771	}
2772	#if defined(IN_RC) && defined(VBOX_WITH_RAW_RING1)
2773	/* mov xx, cs instruction is dangerous in raw mode and replaced by an 'int3' by csam/patm. */
2774	else if ( param1.type == DISQPV_TYPE_REGISTER
2775	&& param2.type == DISQPV_TYPE_REGISTER)
2776	{
2777	AssertReturn((pDis->Param1.fUse & (DISUSE_REG_GEN8\|DISUSE_REG_GEN16\|DISUSE_REG_GEN32)), VERR_EM_INTERPRETER);
2778	AssertReturn(pDis->Param2.fUse == DISUSE_REG_SEG, VERR_EM_INTERPRETER);
2779	AssertReturn(pDis->Param2.Base.idxSegReg == DISSELREG_CS, VERR_EM_INTERPRETER);
2780
2781	uint32_t u32Cpl = CPUMRCGetGuestCPL(pVCpu, pRegFrame);
2782	uint32_t uValCS = (pRegFrame->cs.Sel & ~X86_SEL_RPL) \| u32Cpl;
2783
2784	Log(("EMInterpretInstruction: OP_MOV cs=%x->%x\n", pRegFrame->cs.Sel, uValCS));
2785	switch (param1.size)
2786	{
2787	case 1: rc = DISWriteReg8(pRegFrame, pDis->Param1.Base.idxGenReg, (uint8_t) uValCS); break;
2788	case 2: rc = DISWriteReg16(pRegFrame, pDis->Param1.Base.idxGenReg, (uint16_t)uValCS); break;
2789	case 4: rc = DISWriteReg32(pRegFrame, pDis->Param1.Base.idxGenReg, (uint32_t)uValCS); break;
2790	default:
2791	AssertFailed();
2792	return VERR_EM_INTERPRETER;
2793	}
2794	AssertRCReturn(rc, rc);
2795	}
2796	#endif
2797	else
2798	{ /* read fault */
2799	RTGCPTR pSrc;
2800	uint64_t val64;
2801
2802	/* Source */
2803	switch(param2.type)
2804	{
2805	case DISQPV_TYPE_IMMEDIATE:
2806	if(!(param2.flags & (DISQPV_FLAG_32\|DISQPV_FLAG_64)))
2807	return VERR_EM_INTERPRETER;
2808	/* fallthru */
2809
2810	case DISQPV_TYPE_ADDRESS:
2811	pSrc = (RTGCPTR)param2.val.val64;
2812	pSrc = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param2, pSrc);
2813	break;
2814
2815	default:
2816	return VERR_EM_INTERPRETER;
2817	}
2818
2819	Assert(param1.size <= 8 && param1.size > 0);
2820	EM_ASSERT_FAULT_RETURN(pSrc == pvFault, VERR_EM_INTERPRETER);
2821	rc = emRamRead(pVM, pVCpu, pRegFrame, &val64, pSrc, param1.size);
2822	if (RT_FAILURE(rc))
2823	return VERR_EM_INTERPRETER;
2824
2825	/* Destination */
2826	switch(param1.type)
2827	{
2828	case DISQPV_TYPE_REGISTER:
2829	switch(param1.size)
2830	{
2831	case 1: rc = DISWriteReg8(pRegFrame, pDis->Param1.Base.idxGenReg, (uint8_t) val64); break;
2832	case 2: rc = DISWriteReg16(pRegFrame, pDis->Param1.Base.idxGenReg, (uint16_t)val64); break;
2833	case 4: rc = DISWriteReg32(pRegFrame, pDis->Param1.Base.idxGenReg, (uint32_t)val64); break;
2834	case 8: rc = DISWriteReg64(pRegFrame, pDis->Param1.Base.idxGenReg, val64); break;
2835	default:
2836	return VERR_EM_INTERPRETER;
2837	}
2838	if (RT_FAILURE(rc))
2839	return rc;
2840	break;
2841
2842	default:
2843	return VERR_EM_INTERPRETER;
2844	}
2845	#ifdef LOG_ENABLED
2846	if (pDis->uCpuMode == DISCPUMODE_64BIT)
2847	LogFlow(("EMInterpretInstruction: OP_MOV %RGv -> %RX64 (%d)\n", pSrc, val64, param1.size));
2848	else
2849	LogFlow(("EMInterpretInstruction: OP_MOV %RGv -> %08X (%d)\n", pSrc, (uint32_t)val64, param1.size));
2850	#endif
2851	}
2852	return VINF_SUCCESS;
2853	}
2854
2855
2856	#ifndef IN_RC
2857	/**
2858	* [REP] STOSWD emulation
2859	*/
2860	static int emInterpretStosWD(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
2861	{
2862	int rc;
2863	RTGCPTR GCDest, GCOffset;
2864	uint32_t cbSize;
2865	uint64_t cTransfers;
2866	int offIncrement;
2867	NOREF(pvFault);
2868
2869	/* Don't support any but these three prefix bytes. */
2870	if ((pDis->fPrefix & ~(DISPREFIX_ADDRSIZE\|DISPREFIX_OPSIZE\|DISPREFIX_REP\|DISPREFIX_REX)))
2871	return VERR_EM_INTERPRETER;
2872
2873	switch (pDis->uAddrMode)
2874	{
2875	case DISCPUMODE_16BIT:
2876	GCOffset = pRegFrame->di;
2877	cTransfers = pRegFrame->cx;
2878	break;
2879	case DISCPUMODE_32BIT:
2880	GCOffset = pRegFrame->edi;
2881	cTransfers = pRegFrame->ecx;
2882	break;
2883	case DISCPUMODE_64BIT:
2884	GCOffset = pRegFrame->rdi;
2885	cTransfers = pRegFrame->rcx;
2886	break;
2887	default:
2888	AssertFailed();
2889	return VERR_EM_INTERPRETER;
2890	}
2891
2892	GCDest = SELMToFlat(pVM, DISSELREG_ES, pRegFrame, GCOffset);
2893	switch (pDis->uOpMode)
2894	{
2895	case DISCPUMODE_16BIT:
2896	cbSize = 2;
2897	break;
2898	case DISCPUMODE_32BIT:
2899	cbSize = 4;
2900	break;
2901	case DISCPUMODE_64BIT:
2902	cbSize = 8;
2903	break;
2904	default:
2905	AssertFailed();
2906	return VERR_EM_INTERPRETER;
2907	}
2908
2909	offIncrement = pRegFrame->eflags.Bits.u1DF ? -(signed)cbSize : (signed)cbSize;
2910
2911	if (!(pDis->fPrefix & DISPREFIX_REP))
2912	{
2913	LogFlow(("emInterpretStosWD dest=%04X:%RGv (%RGv) cbSize=%d\n", pRegFrame->es.Sel, GCOffset, GCDest, cbSize));
2914
2915	rc = emRamWrite(pVM, pVCpu, pRegFrame, GCDest, &pRegFrame->rax, cbSize);
2916	if (RT_FAILURE(rc))
2917	return VERR_EM_INTERPRETER;
2918	Assert(rc == VINF_SUCCESS);
2919
2920	/* Update (e/r)di. */
2921	switch (pDis->uAddrMode)
2922	{
2923	case DISCPUMODE_16BIT:
2924	pRegFrame->di += offIncrement;
2925	break;
2926	case DISCPUMODE_32BIT:
2927	pRegFrame->edi += offIncrement;
2928	break;
2929	case DISCPUMODE_64BIT:
2930	pRegFrame->rdi += offIncrement;
2931	break;
2932	default:
2933	AssertFailed();
2934	return VERR_EM_INTERPRETER;
2935	}
2936
2937	}
2938	else
2939	{
2940	if (!cTransfers)
2941	return VINF_SUCCESS;
2942
2943	/*
2944	* Do not try emulate cross page stuff here because we don't know what might
2945	* be waiting for us on the subsequent pages. The caller has only asked us to
2946	* ignore access handlers fro the current page.
2947	* This also fends off big stores which would quickly kill PGMR0DynMap.
2948	*/
2949	if ( cbSize > PAGE_SIZE
2950	\|\| cTransfers > PAGE_SIZE
2951	\|\| (GCDest >> PAGE_SHIFT) != ((GCDest + offIncrement * cTransfers) >> PAGE_SHIFT))
2952	{
2953	Log(("STOSWD is crosses pages, chicken out to the recompiler; GCDest=%RGv cbSize=%#x offIncrement=%d cTransfers=%#x\n",
2954	GCDest, cbSize, offIncrement, cTransfers));
2955	return VERR_EM_INTERPRETER;
2956	}
2957
2958	LogFlow(("emInterpretStosWD dest=%04X:%RGv (%RGv) cbSize=%d cTransfers=%x DF=%d\n", pRegFrame->es.Sel, GCOffset, GCDest, cbSize, cTransfers, pRegFrame->eflags.Bits.u1DF));
2959	/* Access verification first; we currently can't recover properly from traps inside this instruction */
2960	rc = PGMVerifyAccess(pVCpu, GCDest - ((offIncrement > 0) ? 0 : ((cTransfers-1) * cbSize)),
2961	cTransfers * cbSize,
2962	X86_PTE_RW \| (CPUMGetGuestCPL(pVCpu) == 3 ? X86_PTE_US : 0));
2963	if (rc != VINF_SUCCESS)
2964	{
2965	Log(("STOSWD will generate a trap -> recompiler, rc=%d\n", rc));
2966	return VERR_EM_INTERPRETER;
2967	}
2968
2969	/* REP case */
2970	while (cTransfers)
2971	{
2972	rc = emRamWrite(pVM, pVCpu, pRegFrame, GCDest, &pRegFrame->rax, cbSize);
2973	if (RT_FAILURE(rc))
2974	{
2975	rc = VERR_EM_INTERPRETER;
2976	break;
2977	}
2978
2979	Assert(rc == VINF_SUCCESS);
2980	GCOffset += offIncrement;
2981	GCDest += offIncrement;
2982	cTransfers--;
2983	}
2984
2985	/* Update the registers. */
2986	switch (pDis->uAddrMode)
2987	{
2988	case DISCPUMODE_16BIT:
2989	pRegFrame->di = GCOffset;
2990	pRegFrame->cx = cTransfers;
2991	break;
2992	case DISCPUMODE_32BIT:
2993	pRegFrame->edi = GCOffset;
2994	pRegFrame->ecx = cTransfers;
2995	break;
2996	case DISCPUMODE_64BIT:
2997	pRegFrame->rdi = GCOffset;
2998	pRegFrame->rcx = cTransfers;
2999	break;
3000	default:
3001	AssertFailed();
3002	return VERR_EM_INTERPRETER;
3003	}
3004	}
3005
3006	*pcbSize = cbSize;
3007	return rc;
3008	}
3009	#endif /* !IN_RC */
3010
3011
3012	/**
3013	* [LOCK] CMPXCHG emulation.
3014	*/
3015	static int emInterpretCmpXchg(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3016	{
3017	DISQPVPARAMVAL param1, param2;
3018	NOREF(pvFault);
3019
3020	#if HC_ARCH_BITS == 32 && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL_IN_R0)
3021	Assert(pDis->Param1.cb <= 4);
3022	#endif
3023
3024	/* Source to make DISQueryParamVal read the register value - ugly hack */
3025	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3026	if(RT_FAILURE(rc))
3027	return VERR_EM_INTERPRETER;
3028
3029	rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param2, &param2, DISQPVWHICH_SRC);
3030	if(RT_FAILURE(rc))
3031	return VERR_EM_INTERPRETER;
3032
3033	uint64_t valpar;
3034	switch(param2.type)
3035	{
3036	case DISQPV_TYPE_IMMEDIATE: /* register actually */
3037	valpar = param2.val.val64;
3038	break;
3039
3040	default:
3041	return VERR_EM_INTERPRETER;
3042	}
3043
3044	PGMPAGEMAPLOCK Lock;
3045	RTGCPTR GCPtrPar1;
3046	void *pvParam1;
3047	uint64_t eflags;
3048
3049	AssertReturn(pDis->Param1.cb == pDis->Param2.cb, VERR_EM_INTERPRETER);
3050	switch(param1.type)
3051	{
3052	case DISQPV_TYPE_ADDRESS:
3053	GCPtrPar1 = param1.val.val64;
3054	GCPtrPar1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, GCPtrPar1);
3055
3056	rc = PGMPhysGCPtr2CCPtr(pVCpu, GCPtrPar1, &pvParam1, &Lock);
3057	AssertRCReturn(rc, VERR_EM_INTERPRETER);
3058	break;
3059
3060	default:
3061	return VERR_EM_INTERPRETER;
3062	}
3063
3064	LogFlow(("%s %RGv rax=%RX64 %RX64\n", emGetMnemonic(pDis), GCPtrPar1, pRegFrame->rax, valpar));
3065
3066	#ifndef VBOX_COMPARE_IEM_AND_EM
3067	if (pDis->fPrefix & DISPREFIX_LOCK)
3068	eflags = EMEmulateLockCmpXchg(pvParam1, &pRegFrame->rax, valpar, pDis->Param2.cb);
3069	else
3070	eflags = EMEmulateCmpXchg(pvParam1, &pRegFrame->rax, valpar, pDis->Param2.cb);
3071	#else /* VBOX_COMPARE_IEM_AND_EM */
3072	uint64_t u64;
3073	switch (pDis->Param2.cb)
3074	{
3075	case 1: u64 = (uint8_t )pvParam1; break;
3076	case 2: u64 = (uint16_t )pvParam1; break;
3077	case 4: u64 = (uint32_t )pvParam1; break;
3078	default:
3079	case 8: u64 = (uint64_t )pvParam1; break;
3080	}
3081	eflags = EMEmulateCmpXchg(&u64, &pRegFrame->rax, valpar, pDis->Param2.cb);
3082	int rc2 = emRamWrite(pVM, pVCpu, pRegFrame, GCPtrPar1, &u64, pDis->Param2.cb); AssertRCSuccess(rc2);
3083	#endif /* VBOX_COMPARE_IEM_AND_EM */
3084
3085	LogFlow(("%s %RGv rax=%RX64 %RX64 ZF=%d\n", emGetMnemonic(pDis), GCPtrPar1, pRegFrame->rax, valpar, !!(eflags & X86_EFL_ZF)));
3086
3087	/* Update guest's eflags and finish. */
3088	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
3089	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
3090
3091	*pcbSize = param2.size;
3092	PGMPhysReleasePageMappingLock(pVM, &Lock);
3093	return VINF_SUCCESS;
3094	}
3095
3096
3097	/**
3098	* [LOCK] CMPXCHG8B emulation.
3099	*/
3100	static int emInterpretCmpXchg8b(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3101	{
3102	DISQPVPARAMVAL param1;
3103	NOREF(pvFault);
3104
3105	/* Source to make DISQueryParamVal read the register value - ugly hack */
3106	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3107	if(RT_FAILURE(rc))
3108	return VERR_EM_INTERPRETER;
3109
3110	RTGCPTR GCPtrPar1;
3111	void *pvParam1;
3112	uint64_t eflags;
3113	PGMPAGEMAPLOCK Lock;
3114
3115	AssertReturn(pDis->Param1.cb == 8, VERR_EM_INTERPRETER);
3116	switch(param1.type)
3117	{
3118	case DISQPV_TYPE_ADDRESS:
3119	GCPtrPar1 = param1.val.val64;
3120	GCPtrPar1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, GCPtrPar1);
3121
3122	rc = PGMPhysGCPtr2CCPtr(pVCpu, GCPtrPar1, &pvParam1, &Lock);
3123	AssertRCReturn(rc, VERR_EM_INTERPRETER);
3124	break;
3125
3126	default:
3127	return VERR_EM_INTERPRETER;
3128	}
3129
3130	LogFlow(("%s %RGv=%08x eax=%08x\n", emGetMnemonic(pDis), pvParam1, pRegFrame->eax));
3131
3132	#ifndef VBOX_COMPARE_IEM_AND_EM
3133	if (pDis->fPrefix & DISPREFIX_LOCK)
3134	eflags = EMEmulateLockCmpXchg8b(pvParam1, &pRegFrame->eax, &pRegFrame->edx, pRegFrame->ebx, pRegFrame->ecx);
3135	else
3136	eflags = EMEmulateCmpXchg8b(pvParam1, &pRegFrame->eax, &pRegFrame->edx, pRegFrame->ebx, pRegFrame->ecx);
3137	#else /* VBOX_COMPARE_IEM_AND_EM */
3138	uint64_t u64 = (uint64_t )pvParam1;
3139	eflags = EMEmulateCmpXchg8b(&u64, &pRegFrame->eax, &pRegFrame->edx, pRegFrame->ebx, pRegFrame->ecx);
3140	int rc2 = emRamWrite(pVM, pVCpu, pRegFrame, GCPtrPar1, &u64, sizeof(u64)); AssertRCSuccess(rc2);
3141	#endif /* VBOX_COMPARE_IEM_AND_EM */
3142
3143	LogFlow(("%s %RGv=%08x eax=%08x ZF=%d\n", emGetMnemonic(pDis), pvParam1, pRegFrame->eax, !!(eflags & X86_EFL_ZF)));
3144
3145	/* Update guest's eflags and finish; note that only ZF is affected. */
3146	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_ZF))
3147	\| (eflags & (X86_EFL_ZF));
3148
3149	*pcbSize = 8;
3150	PGMPhysReleasePageMappingLock(pVM, &Lock);
3151	return VINF_SUCCESS;
3152	}
3153
3154
3155	#ifdef IN_RC /** @todo test+enable for HM as well. */
3156	/**
3157	* [LOCK] XADD emulation.
3158	*/
3159	static int emInterpretXAdd(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3160	{
3161	Assert(pDis->uCpuMode != DISCPUMODE_64BIT); /** @todo check */
3162	DISQPVPARAMVAL param1;
3163	void *pvParamReg2;
3164	size_t cbParamReg2;
3165	NOREF(pvFault);
3166
3167	/* Source to make DISQueryParamVal read the register value - ugly hack */
3168	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3169	if(RT_FAILURE(rc))
3170	return VERR_EM_INTERPRETER;
3171
3172	rc = DISQueryParamRegPtr(pRegFrame, pDis, &pDis->Param2, &pvParamReg2, &cbParamReg2);
3173	Assert(cbParamReg2 <= 4);
3174	if(RT_FAILURE(rc))
3175	return VERR_EM_INTERPRETER;
3176
3177	#ifdef IN_RC
3178	if (TRPMHasTrap(pVCpu))
3179	{
3180	if (TRPMGetErrorCode(pVCpu) & X86_TRAP_PF_RW)
3181	{
3182	#endif
3183	RTGCPTR GCPtrPar1;
3184	void *pvParam1;
3185	uint32_t eflags;
3186	PGMPAGEMAPLOCK Lock;
3187
3188	AssertReturn(pDis->Param1.cb == pDis->Param2.cb, VERR_EM_INTERPRETER);
3189	switch(param1.type)
3190	{
3191	case DISQPV_TYPE_ADDRESS:
3192	GCPtrPar1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, (RTRCUINTPTR)param1.val.val64);
3193	#ifdef IN_RC
3194	EM_ASSERT_FAULT_RETURN(GCPtrPar1 == pvFault, VERR_EM_INTERPRETER);
3195	#endif
3196
3197	rc = PGMPhysGCPtr2CCPtr(pVCpu, GCPtrPar1, &pvParam1, &Lock);
3198	AssertRCReturn(rc, VERR_EM_INTERPRETER);
3199	break;
3200
3201	default:
3202	return VERR_EM_INTERPRETER;
3203	}
3204
3205	LogFlow(("XAdd %RGv=%p reg=%08llx\n", GCPtrPar1, pvParam1, (uint64_t )pvParamReg2));
3206
3207	#ifndef VBOX_COMPARE_IEM_AND_EM
3208	if (pDis->fPrefix & DISPREFIX_LOCK)
3209	eflags = EMEmulateLockXAdd(pvParam1, pvParamReg2, cbParamReg2);
3210	else
3211	eflags = EMEmulateXAdd(pvParam1, pvParamReg2, cbParamReg2);
3212	#else /* VBOX_COMPARE_IEM_AND_EM */
3213	uint64_t u64;
3214	switch (cbParamReg2)
3215	{
3216	case 1: u64 = (uint8_t )pvParam1; break;
3217	case 2: u64 = (uint16_t )pvParam1; break;
3218	case 4: u64 = (uint32_t )pvParam1; break;
3219	default:
3220	case 8: u64 = (uint64_t )pvParam1; break;
3221	}
3222	eflags = EMEmulateXAdd(&u64, pvParamReg2, cbParamReg2);
3223	int rc2 = emRamWrite(pVM, pVCpu, pRegFrame, GCPtrPar1, &u64, pDis->Param2.cb); AssertRCSuccess(rc2);
3224	#endif /* VBOX_COMPARE_IEM_AND_EM */
3225
3226	LogFlow(("XAdd %RGv=%p reg=%08llx ZF=%d\n", GCPtrPar1, pvParam1, (uint64_t )pvParamReg2, !!(eflags & X86_EFL_ZF) ));
3227
3228	/* Update guest's eflags and finish. */
3229	pRegFrame->eflags.u32 = (pRegFrame->eflags.u32 & ~(X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF))
3230	\| (eflags & (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_OF));
3231
3232	*pcbSize = cbParamReg2;
3233	PGMPhysReleasePageMappingLock(pVM, &Lock);
3234	return VINF_SUCCESS;
3235	#ifdef IN_RC
3236	}
3237	}
3238
3239	return VERR_EM_INTERPRETER;
3240	#endif
3241	}
3242	#endif /* IN_RC */
3243
3244
3245	/**
3246	* WBINVD Emulation.
3247	*/
3248	static int emInterpretWbInvd(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3249	{
3250	/* Nothing to do. */
3251	NOREF(pVM); NOREF(pVCpu); NOREF(pDis); NOREF(pRegFrame); NOREF(pvFault); NOREF(pcbSize);
3252	return VINF_SUCCESS;
3253	}
3254
3255
3256	/**
3257	* INVLPG Emulation.
3258	*/
3259	static VBOXSTRICTRC emInterpretInvlPg(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3260	{
3261	DISQPVPARAMVAL param1;
3262	RTGCPTR addr;
3263	NOREF(pvFault); NOREF(pVM); NOREF(pcbSize);
3264
3265	VBOXSTRICTRC rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3266	if(RT_FAILURE(rc))
3267	return VERR_EM_INTERPRETER;
3268
3269	switch(param1.type)
3270	{
3271	case DISQPV_TYPE_IMMEDIATE:
3272	case DISQPV_TYPE_ADDRESS:
3273	if(!(param1.flags & (DISQPV_FLAG_32\|DISQPV_FLAG_64)))
3274	return VERR_EM_INTERPRETER;
3275	addr = (RTGCPTR)param1.val.val64;
3276	break;
3277
3278	default:
3279	return VERR_EM_INTERPRETER;
3280	}
3281
3282	/** @todo is addr always a flat linear address or ds based
3283	* (in absence of segment override prefixes)????
3284	*/
3285	#ifdef IN_RC
3286	LogFlow(("RC: EMULATE: invlpg %RGv\n", addr));
3287	#endif
3288	rc = PGMInvalidatePage(pVCpu, addr);
3289	if ( rc == VINF_SUCCESS
3290	\|\| rc == VINF_PGM_SYNC_CR3 /* we can rely on the FF */)
3291	return VINF_SUCCESS;
3292	AssertMsgReturn(rc == VINF_EM_RAW_EMULATE_INSTR,
3293	("%Rrc addr=%RGv\n", VBOXSTRICTRC_VAL(rc), addr),
3294	VERR_EM_INTERPRETER);
3295	return rc;
3296	}
3297
3298	/** @todo change all these EMInterpretXXX methods to VBOXSTRICTRC. */
3299
3300	/**
3301	* CPUID Emulation.
3302	*/
3303	static int emInterpretCpuId(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3304	{
3305	NOREF(pVM); NOREF(pVCpu); NOREF(pDis); NOREF(pRegFrame); NOREF(pvFault); NOREF(pcbSize);
3306	int rc = EMInterpretCpuId(pVM, pVCpu, pRegFrame);
3307	return rc;
3308	}
3309
3310
3311	/**
3312	* CLTS Emulation.
3313	*/
3314	static int emInterpretClts(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3315	{
3316	NOREF(pDis); NOREF(pRegFrame); NOREF(pvFault); NOREF(pcbSize);
3317	return EMInterpretCLTS(pVM, pVCpu);
3318	}
3319
3320
3321	/**
3322	* LMSW Emulation.
3323	*/
3324	static int emInterpretLmsw(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3325	{
3326	DISQPVPARAMVAL param1;
3327	uint32_t val;
3328	NOREF(pvFault); NOREF(pcbSize);
3329
3330	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3331	if(RT_FAILURE(rc))
3332	return VERR_EM_INTERPRETER;
3333
3334	switch(param1.type)
3335	{
3336	case DISQPV_TYPE_IMMEDIATE:
3337	case DISQPV_TYPE_ADDRESS:
3338	if(!(param1.flags & DISQPV_FLAG_16))
3339	return VERR_EM_INTERPRETER;
3340	val = param1.val.val32;
3341	break;
3342
3343	default:
3344	return VERR_EM_INTERPRETER;
3345	}
3346
3347	LogFlow(("emInterpretLmsw %x\n", val));
3348	return EMInterpretLMSW(pVM, pVCpu, pRegFrame, val);
3349	}
3350
3351	#ifdef EM_EMULATE_SMSW
3352	/**
3353	* SMSW Emulation.
3354	*/
3355	static int emInterpretSmsw(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3356	{
3357	NOREF(pvFault); NOREF(pcbSize);
3358	DISQPVPARAMVAL param1;
3359	uint64_t cr0 = CPUMGetGuestCR0(pVCpu);
3360
3361	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3362	if(RT_FAILURE(rc))
3363	return VERR_EM_INTERPRETER;
3364
3365	switch(param1.type)
3366	{
3367	case DISQPV_TYPE_IMMEDIATE:
3368	if(param1.size != sizeof(uint16_t))
3369	return VERR_EM_INTERPRETER;
3370	LogFlow(("emInterpretSmsw %d <- cr0 (%x)\n", pDis->Param1.Base.idxGenReg, cr0));
3371	rc = DISWriteReg16(pRegFrame, pDis->Param1.Base.idxGenReg, cr0);
3372	break;
3373
3374	case DISQPV_TYPE_ADDRESS:
3375	{
3376	RTGCPTR pParam1;
3377
3378	/* Actually forced to 16 bits regardless of the operand size. */
3379	if(param1.size != sizeof(uint16_t))
3380	return VERR_EM_INTERPRETER;
3381
3382	pParam1 = (RTGCPTR)param1.val.val64;
3383	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, pParam1);
3384	LogFlow(("emInterpretSmsw %RGv <- cr0 (%x)\n", pParam1, cr0));
3385
3386	rc = emRamWrite(pVM, pVCpu, pRegFrame, pParam1, &cr0, sizeof(uint16_t));
3387	if (RT_FAILURE(rc))
3388	{
3389	AssertMsgFailed(("emRamWrite %RGv size=%d failed with %Rrc\n", pParam1, param1.size, rc));
3390	return VERR_EM_INTERPRETER;
3391	}
3392	break;
3393	}
3394
3395	default:
3396	return VERR_EM_INTERPRETER;
3397	}
3398
3399	LogFlow(("emInterpretSmsw %x\n", cr0));
3400	return rc;
3401	}
3402	#endif
3403
3404	/**
3405	* MOV CRx
3406	*/
3407	static int emInterpretMovCRx(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3408	{
3409	NOREF(pvFault); NOREF(pcbSize);
3410	if ((pDis->Param1.fUse == DISUSE_REG_GEN32 \|\| pDis->Param1.fUse == DISUSE_REG_GEN64) && pDis->Param2.fUse == DISUSE_REG_CR)
3411	return EMInterpretCRxRead(pVM, pVCpu, pRegFrame, pDis->Param1.Base.idxGenReg, pDis->Param2.Base.idxCtrlReg);
3412
3413	if (pDis->Param1.fUse == DISUSE_REG_CR && (pDis->Param2.fUse == DISUSE_REG_GEN32 \|\| pDis->Param2.fUse == DISUSE_REG_GEN64))
3414	return EMInterpretCRxWrite(pVM, pVCpu, pRegFrame, pDis->Param1.Base.idxCtrlReg, pDis->Param2.Base.idxGenReg);
3415
3416	AssertMsgFailedReturn(("Unexpected control register move\n"), VERR_EM_INTERPRETER);
3417	}
3418
3419
3420	/**
3421	* MOV DRx
3422	*/
3423	static int emInterpretMovDRx(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3424	{
3425	int rc = VERR_EM_INTERPRETER;
3426	NOREF(pvFault); NOREF(pcbSize);
3427
3428	if((pDis->Param1.fUse == DISUSE_REG_GEN32 \|\| pDis->Param1.fUse == DISUSE_REG_GEN64) && pDis->Param2.fUse == DISUSE_REG_DBG)
3429	{
3430	rc = EMInterpretDRxRead(pVM, pVCpu, pRegFrame, pDis->Param1.Base.idxGenReg, pDis->Param2.Base.idxDbgReg);
3431	}
3432	else
3433	if(pDis->Param1.fUse == DISUSE_REG_DBG && (pDis->Param2.fUse == DISUSE_REG_GEN32 \|\| pDis->Param2.fUse == DISUSE_REG_GEN64))
3434	{
3435	rc = EMInterpretDRxWrite(pVM, pVCpu, pRegFrame, pDis->Param1.Base.idxDbgReg, pDis->Param2.Base.idxGenReg);
3436	}
3437	else
3438	AssertMsgFailed(("Unexpected debug register move\n"));
3439
3440	return rc;
3441	}
3442
3443
3444	/**
3445	* LLDT Emulation.
3446	*/
3447	static int emInterpretLLdt(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3448	{
3449	DISQPVPARAMVAL param1;
3450	RTSEL sel;
3451	NOREF(pVM); NOREF(pvFault); NOREF(pcbSize);
3452
3453	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3454	if(RT_FAILURE(rc))
3455	return VERR_EM_INTERPRETER;
3456
3457	switch(param1.type)
3458	{
3459	case DISQPV_TYPE_ADDRESS:
3460	return VERR_EM_INTERPRETER; //feeling lazy right now
3461
3462	case DISQPV_TYPE_IMMEDIATE:
3463	if(!(param1.flags & DISQPV_FLAG_16))
3464	return VERR_EM_INTERPRETER;
3465	sel = (RTSEL)param1.val.val16;
3466	break;
3467
3468	default:
3469	return VERR_EM_INTERPRETER;
3470	}
3471
3472	#ifdef IN_RING0
3473	/* Only for the VT-x real-mode emulation case. */
3474	AssertReturn(CPUMIsGuestInRealMode(pVCpu), VERR_EM_INTERPRETER);
3475	CPUMSetGuestLDTR(pVCpu, sel);
3476	return VINF_SUCCESS;
3477	#else
3478	if (sel == 0)
3479	{
3480	if (CPUMGetHyperLDTR(pVCpu) == 0)
3481	{
3482	// this simple case is most frequent in Windows 2000 (31k - boot & shutdown)
3483	return VINF_SUCCESS;
3484	}
3485	}
3486	//still feeling lazy
3487	return VERR_EM_INTERPRETER;
3488	#endif
3489	}
3490
3491	#ifdef IN_RING0
3492	/**
3493	* LIDT/LGDT Emulation.
3494	*/
3495	static int emInterpretLIGdt(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3496	{
3497	DISQPVPARAMVAL param1;
3498	RTGCPTR pParam1;
3499	X86XDTR32 dtr32;
3500	NOREF(pvFault); NOREF(pcbSize);
3501
3502	Log(("Emulate %s at %RGv\n", emGetMnemonic(pDis), (RTGCPTR)pRegFrame->rip));
3503
3504	/* Only for the VT-x real-mode emulation case. */
3505	AssertReturn(CPUMIsGuestInRealMode(pVCpu), VERR_EM_INTERPRETER);
3506
3507	int rc = DISQueryParamVal(pRegFrame, pDis, &pDis->Param1, &param1, DISQPVWHICH_SRC);
3508	if(RT_FAILURE(rc))
3509	return VERR_EM_INTERPRETER;
3510
3511	switch(param1.type)
3512	{
3513	case DISQPV_TYPE_ADDRESS:
3514	pParam1 = emConvertToFlatAddr(pVM, pRegFrame, pDis, &pDis->Param1, param1.val.val16);
3515	break;
3516
3517	default:
3518	return VERR_EM_INTERPRETER;
3519	}
3520
3521	rc = emRamRead(pVM, pVCpu, pRegFrame, &dtr32, pParam1, sizeof(dtr32));
3522	AssertRCReturn(rc, VERR_EM_INTERPRETER);
3523
3524	if (!(pDis->fPrefix & DISPREFIX_OPSIZE))
3525	dtr32.uAddr &= 0xffffff; /* 16 bits operand size */
3526
3527	if (pDis->pCurInstr->uOpcode == OP_LIDT)
3528	CPUMSetGuestIDTR(pVCpu, dtr32.uAddr, dtr32.cb);
3529	else
3530	CPUMSetGuestGDTR(pVCpu, dtr32.uAddr, dtr32.cb);
3531
3532	return VINF_SUCCESS;
3533	}
3534	#endif
3535
3536
3537	#ifdef IN_RC
3538	/**
3539	* STI Emulation.
3540	*
3541	* @remark the instruction following sti is guaranteed to be executed before any interrupts are dispatched
3542	*/
3543	static int emInterpretSti(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3544	{
3545	NOREF(pcbSize);
3546	PPATMGCSTATE pGCState = PATMGetGCState(pVM);
3547
3548	if(!pGCState)
3549	{
3550	Assert(pGCState);
3551	return VERR_EM_INTERPRETER;
3552	}
3553	pGCState->uVMFlags \|= X86_EFL_IF;
3554
3555	Assert(pRegFrame->eflags.u32 & X86_EFL_IF);
3556	Assert(pvFault == SELMToFlat(pVM, DISSELREG_CS, pRegFrame, (RTGCPTR)pRegFrame->rip));
3557
3558	pVCpu->em.s.GCPtrInhibitInterrupts = pRegFrame->eip + pDis->cbInstr;
3559	VMCPU_FF_SET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
3560
3561	return VINF_SUCCESS;
3562	}
3563	#endif /* IN_RC */
3564
3565
3566	/**
3567	* HLT Emulation.
3568	*/
3569	static VBOXSTRICTRC
3570	emInterpretHlt(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3571	{
3572	NOREF(pVM); NOREF(pVCpu); NOREF(pDis); NOREF(pRegFrame); NOREF(pvFault); NOREF(pcbSize);
3573	return VINF_EM_HALT;
3574	}
3575
3576
3577	/**
3578	* RDTSC Emulation.
3579	*/
3580	static int emInterpretRdtsc(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3581	{
3582	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3583	return EMInterpretRdtsc(pVM, pVCpu, pRegFrame);
3584	}
3585
3586	/**
3587	* RDPMC Emulation
3588	*/
3589	static int emInterpretRdpmc(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3590	{
3591	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3592	return EMInterpretRdpmc(pVM, pVCpu, pRegFrame);
3593	}
3594
3595
3596	static int emInterpretMonitor(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3597	{
3598	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3599	return EMInterpretMonitor(pVM, pVCpu, pRegFrame);
3600	}
3601
3602
3603	static VBOXSTRICTRC emInterpretMWait(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3604	{
3605	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3606	return EMInterpretMWait(pVM, pVCpu, pRegFrame);
3607	}
3608
3609
3610	/**
3611	* RDMSR Emulation.
3612	*/
3613	static int emInterpretRdmsr(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3614	{
3615	/* Note: The Intel manual claims there's a REX version of RDMSR that's slightly
3616	different, so we play safe by completely disassembling the instruction. */
3617	Assert(!(pDis->fPrefix & DISPREFIX_REX));
3618	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3619	return EMInterpretRdmsr(pVM, pVCpu, pRegFrame);
3620	}
3621
3622
3623	/**
3624	* WRMSR Emulation.
3625	*/
3626	static int emInterpretWrmsr(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize)
3627	{
3628	NOREF(pDis); NOREF(pvFault); NOREF(pcbSize);
3629	return EMInterpretWrmsr(pVM, pVCpu, pRegFrame);
3630	}
3631
3632
3633	/**
3634	* Internal worker.
3635	* @copydoc emInterpretInstructionCPUOuter
3636	*/
3637	DECLINLINE(VBOXSTRICTRC) emInterpretInstructionCPU(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
3638	RTGCPTR pvFault, EMCODETYPE enmCodeType, uint32_t *pcbSize)
3639	{
3640	Assert(pRegFrame == CPUMGetGuestCtxCore(pVCpu));
3641	Assert(enmCodeType == EMCODETYPE_SUPERVISOR \|\| enmCodeType == EMCODETYPE_ALL);
3642	Assert(pcbSize);
3643	*pcbSize = 0;
3644
3645	if (enmCodeType == EMCODETYPE_SUPERVISOR)
3646	{
3647	/*
3648	* Only supervisor guest code!!
3649	* And no complicated prefixes.
3650	*/
3651	/* Get the current privilege level. */
3652	uint32_t cpl = CPUMGetGuestCPL(pVCpu);
3653	#ifdef VBOX_WITH_RAW_RING1
3654	if ( !EMIsRawRing1Enabled(pVM)
3655	\|\| cpl > 1
3656	\|\| pRegFrame->eflags.Bits.u2IOPL > cpl
3657	)
3658	#endif
3659	{
3660	if ( cpl != 0
3661	&& pDis->pCurInstr->uOpcode != OP_RDTSC) /* rdtsc requires emulation in ring 3 as well */
3662	{
3663	Log(("WARNING: refusing instruction emulation for user-mode code!!\n"));
3664	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FailedUserMode));
3665	return VERR_EM_INTERPRETER;
3666	}
3667	}
3668	}
3669	else
3670	Log2(("emInterpretInstructionCPU allowed to interpret user-level code!!\n"));
3671
3672	#ifdef IN_RC
3673	if ( (pDis->fPrefix & (DISPREFIX_REPNE \| DISPREFIX_REP))
3674	\|\| ( (pDis->fPrefix & DISPREFIX_LOCK)
3675	&& pDis->pCurInstr->uOpcode != OP_CMPXCHG
3676	&& pDis->pCurInstr->uOpcode != OP_CMPXCHG8B
3677	&& pDis->pCurInstr->uOpcode != OP_XADD
3678	&& pDis->pCurInstr->uOpcode != OP_OR
3679	&& pDis->pCurInstr->uOpcode != OP_AND
3680	&& pDis->pCurInstr->uOpcode != OP_XOR
3681	&& pDis->pCurInstr->uOpcode != OP_BTR
3682	)
3683	)
3684	#else
3685	if ( (pDis->fPrefix & DISPREFIX_REPNE)
3686	\|\| ( (pDis->fPrefix & DISPREFIX_REP)
3687	&& pDis->pCurInstr->uOpcode != OP_STOSWD
3688	)
3689	\|\| ( (pDis->fPrefix & DISPREFIX_LOCK)
3690	&& pDis->pCurInstr->uOpcode != OP_OR
3691	&& pDis->pCurInstr->uOpcode != OP_AND
3692	&& pDis->pCurInstr->uOpcode != OP_XOR
3693	&& pDis->pCurInstr->uOpcode != OP_BTR
3694	&& pDis->pCurInstr->uOpcode != OP_CMPXCHG
3695	&& pDis->pCurInstr->uOpcode != OP_CMPXCHG8B
3696	)
3697	)
3698	#endif
3699	{
3700	//Log(("EMInterpretInstruction: wrong prefix!!\n"));
3701	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FailedPrefix));
3702	Log4(("EM: Refuse %u on REP/REPNE/LOCK prefix grounds\n", pDis->pCurInstr->uOpcode));
3703	return VERR_EM_INTERPRETER;
3704	}
3705
3706	#if HC_ARCH_BITS == 32
3707	/*
3708	* Unable to emulate most >4 bytes accesses in 32 bits mode.
3709	* Whitelisted instructions are safe.
3710	*/
3711	if ( pDis->Param1.cb > 4
3712	&& CPUMIsGuestIn64BitCode(pVCpu))
3713	{
3714	uint32_t uOpCode = pDis->pCurInstr->uOpcode;
3715	if ( uOpCode != OP_STOSWD
3716	&& uOpCode != OP_MOV
3717	&& uOpCode != OP_CMPXCHG8B
3718	&& uOpCode != OP_XCHG
3719	&& uOpCode != OP_BTS
3720	&& uOpCode != OP_BTR
3721	&& uOpCode != OP_BTC
3722	# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL_IN_R0
3723	&& uOpCode != OP_CMPXCHG /* solaris */
3724	&& uOpCode != OP_AND /* windows */
3725	&& uOpCode != OP_OR /* windows */
3726	&& uOpCode != OP_XOR /* because we can */
3727	&& uOpCode != OP_ADD /* windows (dripple) */
3728	&& uOpCode != OP_ADC /* because we can */
3729	&& uOpCode != OP_SUB /* because we can */
3730	/** @todo OP_BTS or is that a different kind of failure? */
3731	# endif
3732	)
3733	{
3734	# ifdef VBOX_WITH_STATISTICS
3735	switch (pDis->pCurInstr->uOpcode)
3736	{
3737	# define INTERPRET_FAILED_CASE(opcode, Instr) \
3738	case opcode: STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); break;
3739	INTERPRET_FAILED_CASE(OP_XCHG,Xchg);
3740	INTERPRET_FAILED_CASE(OP_DEC,Dec);
3741	INTERPRET_FAILED_CASE(OP_INC,Inc);
3742	INTERPRET_FAILED_CASE(OP_POP,Pop);
3743	INTERPRET_FAILED_CASE(OP_OR, Or);
3744	INTERPRET_FAILED_CASE(OP_XOR,Xor);
3745	INTERPRET_FAILED_CASE(OP_AND,And);
3746	INTERPRET_FAILED_CASE(OP_MOV,Mov);
3747	INTERPRET_FAILED_CASE(OP_STOSWD,StosWD);
3748	INTERPRET_FAILED_CASE(OP_INVLPG,InvlPg);
3749	INTERPRET_FAILED_CASE(OP_CPUID,CpuId);
3750	INTERPRET_FAILED_CASE(OP_MOV_CR,MovCRx);
3751	INTERPRET_FAILED_CASE(OP_MOV_DR,MovDRx);
3752	INTERPRET_FAILED_CASE(OP_LLDT,LLdt);
3753	INTERPRET_FAILED_CASE(OP_LIDT,LIdt);
3754	INTERPRET_FAILED_CASE(OP_LGDT,LGdt);
3755	INTERPRET_FAILED_CASE(OP_LMSW,Lmsw);
3756	INTERPRET_FAILED_CASE(OP_CLTS,Clts);
3757	INTERPRET_FAILED_CASE(OP_MONITOR,Monitor);
3758	INTERPRET_FAILED_CASE(OP_MWAIT,MWait);
3759	INTERPRET_FAILED_CASE(OP_RDMSR,Rdmsr);
3760	INTERPRET_FAILED_CASE(OP_WRMSR,Wrmsr);
3761	INTERPRET_FAILED_CASE(OP_ADD,Add);
3762	INTERPRET_FAILED_CASE(OP_SUB,Sub);
3763	INTERPRET_FAILED_CASE(OP_ADC,Adc);
3764	INTERPRET_FAILED_CASE(OP_BTR,Btr);
3765	INTERPRET_FAILED_CASE(OP_BTS,Bts);
3766	INTERPRET_FAILED_CASE(OP_BTC,Btc);
3767	INTERPRET_FAILED_CASE(OP_RDTSC,Rdtsc);
3768	INTERPRET_FAILED_CASE(OP_CMPXCHG, CmpXchg);
3769	INTERPRET_FAILED_CASE(OP_STI, Sti);
3770	INTERPRET_FAILED_CASE(OP_XADD,XAdd);
3771	INTERPRET_FAILED_CASE(OP_CMPXCHG8B,CmpXchg8b);
3772	INTERPRET_FAILED_CASE(OP_HLT, Hlt);
3773	INTERPRET_FAILED_CASE(OP_IRET,Iret);
3774	INTERPRET_FAILED_CASE(OP_WBINVD,WbInvd);
3775	INTERPRET_FAILED_CASE(OP_MOVNTPS,MovNTPS);
3776	# undef INTERPRET_FAILED_CASE
3777	default:
3778	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FailedMisc));
3779	break;
3780	}
3781	# endif /* VBOX_WITH_STATISTICS */
3782	Log4(("EM: Refuse %u on grounds of accessing %u bytes\n", pDis->pCurInstr->uOpcode, pDis->Param1.cb));
3783	return VERR_EM_INTERPRETER;
3784	}
3785	}
3786	#endif
3787
3788	VBOXSTRICTRC rc;
3789	#if (defined(VBOX_STRICT) \|\| defined(LOG_ENABLED))
3790	LogFlow(("emInterpretInstructionCPU %s\n", emGetMnemonic(pDis)));
3791	#endif
3792	switch (pDis->pCurInstr->uOpcode)
3793	{
3794	/*
3795	* Macros for generating the right case statements.
3796	*/
3797	# ifndef VBOX_COMPARE_IEM_AND_EM
3798	# define INTERPRET_CASE_EX_LOCK_PARAM3(opcode, Instr, InstrFn, pfnEmulate, pfnEmulateLock) \
3799	case opcode:\
3800	if (pDis->fPrefix & DISPREFIX_LOCK) \
3801	rc = emInterpretLock##InstrFn(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, pfnEmulateLock); \
3802	else \
3803	rc = emInterpret##InstrFn(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, pfnEmulate); \
3804	if (RT_SUCCESS(rc)) \
3805	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Instr)); \
3806	else \
3807	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); \
3808	return rc
3809	# else /* VBOX_COMPARE_IEM_AND_EM */
3810	# define INTERPRET_CASE_EX_LOCK_PARAM3(opcode, Instr, InstrFn, pfnEmulate, pfnEmulateLock) \
3811	case opcode:\
3812	rc = emInterpret##InstrFn(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, pfnEmulate); \
3813	if (RT_SUCCESS(rc)) \
3814	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Instr)); \
3815	else \
3816	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); \
3817	return rc
3818	# endif /* VBOX_COMPARE_IEM_AND_EM */
3819
3820	#define INTERPRET_CASE_EX_PARAM3(opcode, Instr, InstrFn, pfnEmulate) \
3821	case opcode:\
3822	rc = emInterpret##InstrFn(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize, pfnEmulate); \
3823	if (RT_SUCCESS(rc)) \
3824	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Instr)); \
3825	else \
3826	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); \
3827	return rc
3828
3829	#define INTERPRET_CASE_EX_PARAM2(opcode, Instr, InstrFn, pfnEmulate) \
3830	INTERPRET_CASE_EX_PARAM3(opcode, Instr, InstrFn, pfnEmulate)
3831	#define INTERPRET_CASE_EX_LOCK_PARAM2(opcode, Instr, InstrFn, pfnEmulate, pfnEmulateLock) \
3832	INTERPRET_CASE_EX_LOCK_PARAM3(opcode, Instr, InstrFn, pfnEmulate, pfnEmulateLock)
3833
3834	#define INTERPRET_CASE(opcode, Instr) \
3835	case opcode:\
3836	rc = emInterpret##Instr(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize); \
3837	if (RT_SUCCESS(rc)) \
3838	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Instr)); \
3839	else \
3840	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); \
3841	return rc
3842
3843	#define INTERPRET_CASE_EX_DUAL_PARAM2(opcode, Instr, InstrFn) \
3844	case opcode:\
3845	rc = emInterpret##InstrFn(pVM, pVCpu, pDis, pRegFrame, pvFault, pcbSize); \
3846	if (RT_SUCCESS(rc)) \
3847	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Instr)); \
3848	else \
3849	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); \
3850	return rc
3851
3852	#define INTERPRET_STAT_CASE(opcode, Instr) \
3853	case opcode: STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Failed##Instr)); return VERR_EM_INTERPRETER;
3854
3855	/*
3856	* The actual case statements.
3857	*/
3858	INTERPRET_CASE(OP_XCHG,Xchg);
3859	INTERPRET_CASE_EX_PARAM2(OP_DEC,Dec, IncDec, EMEmulateDec);
3860	INTERPRET_CASE_EX_PARAM2(OP_INC,Inc, IncDec, EMEmulateInc);
3861	INTERPRET_CASE(OP_POP,Pop);
3862	INTERPRET_CASE_EX_LOCK_PARAM3(OP_OR, Or, OrXorAnd, EMEmulateOr, EMEmulateLockOr);
3863	INTERPRET_CASE_EX_LOCK_PARAM3(OP_XOR,Xor, OrXorAnd, EMEmulateXor, EMEmulateLockXor);
3864	INTERPRET_CASE_EX_LOCK_PARAM3(OP_AND,And, OrXorAnd, EMEmulateAnd, EMEmulateLockAnd);
3865	INTERPRET_CASE(OP_MOV,Mov);
3866	#ifndef IN_RC
3867	INTERPRET_CASE(OP_STOSWD,StosWD);
3868	#endif
3869	INTERPRET_CASE(OP_INVLPG,InvlPg);
3870	INTERPRET_CASE(OP_CPUID,CpuId);
3871	INTERPRET_CASE(OP_MOV_CR,MovCRx);
3872	INTERPRET_CASE(OP_MOV_DR,MovDRx);
3873	#ifdef IN_RING0
3874	INTERPRET_CASE_EX_DUAL_PARAM2(OP_LIDT, LIdt, LIGdt);
3875	INTERPRET_CASE_EX_DUAL_PARAM2(OP_LGDT, LGdt, LIGdt);
3876	#endif
3877	INTERPRET_CASE(OP_LLDT,LLdt);
3878	INTERPRET_CASE(OP_LMSW,Lmsw);
3879	#ifdef EM_EMULATE_SMSW
3880	INTERPRET_CASE(OP_SMSW,Smsw);
3881	#endif
3882	INTERPRET_CASE(OP_CLTS,Clts);
3883	INTERPRET_CASE(OP_MONITOR, Monitor);
3884	INTERPRET_CASE(OP_MWAIT, MWait);
3885	INTERPRET_CASE(OP_RDMSR, Rdmsr);
3886	INTERPRET_CASE(OP_WRMSR, Wrmsr);
3887	INTERPRET_CASE_EX_PARAM3(OP_ADD,Add, AddSub, EMEmulateAdd);
3888	INTERPRET_CASE_EX_PARAM3(OP_SUB,Sub, AddSub, EMEmulateSub);
3889	INTERPRET_CASE(OP_ADC,Adc);
3890	INTERPRET_CASE_EX_LOCK_PARAM2(OP_BTR,Btr, BitTest, EMEmulateBtr, EMEmulateLockBtr);
3891	INTERPRET_CASE_EX_PARAM2(OP_BTS,Bts, BitTest, EMEmulateBts);
3892	INTERPRET_CASE_EX_PARAM2(OP_BTC,Btc, BitTest, EMEmulateBtc);
3893	INTERPRET_CASE(OP_RDPMC,Rdpmc);
3894	INTERPRET_CASE(OP_RDTSC,Rdtsc);
3895	INTERPRET_CASE(OP_CMPXCHG, CmpXchg);
3896	#ifdef IN_RC
3897	INTERPRET_CASE(OP_STI,Sti);
3898	INTERPRET_CASE(OP_XADD, XAdd);
3899	INTERPRET_CASE(OP_IRET,Iret);
3900	#endif
3901	INTERPRET_CASE(OP_CMPXCHG8B, CmpXchg8b);
3902	INTERPRET_CASE(OP_HLT,Hlt);
3903	INTERPRET_CASE(OP_WBINVD,WbInvd);
3904	#ifdef VBOX_WITH_STATISTICS
3905	# ifndef IN_RC
3906	INTERPRET_STAT_CASE(OP_XADD, XAdd);
3907	# endif
3908	INTERPRET_STAT_CASE(OP_MOVNTPS,MovNTPS);
3909	#endif
3910
3911	default:
3912	Log3(("emInterpretInstructionCPU: opcode=%d\n", pDis->pCurInstr->uOpcode));
3913	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FailedMisc));
3914	return VERR_EM_INTERPRETER;
3915
3916	#undef INTERPRET_CASE_EX_PARAM2
3917	#undef INTERPRET_STAT_CASE
3918	#undef INTERPRET_CASE_EX
3919	#undef INTERPRET_CASE
3920	} /* switch (opcode) */
3921	/* not reached */
3922	}
3923
3924	/**
3925	* Interprets the current instruction using the supplied DISCPUSTATE structure.
3926	*
3927	* EIP is NOT updated!
3928	*
3929	* @returns VBox strict status code.
3930	* @retval VINF_* Scheduling instructions. When these are returned, it
3931	* starts to get a bit tricky to know whether code was
3932	* executed or not... We'll address this when it becomes a problem.
3933	* @retval VERR_EM_INTERPRETER Something we can't cope with.
3934	* @retval VERR_* Fatal errors.
3935	*
3936	* @param pVCpu Pointer to the VMCPU.
3937	* @param pDis The disassembler cpu state for the instruction to be
3938	* interpreted.
3939	* @param pRegFrame The register frame. EIP is NOT changed!
3940	* @param pvFault The fault address (CR2).
3941	* @param pcbSize Size of the write (if applicable).
3942	* @param enmCodeType Code type (user/supervisor)
3943	*
3944	* @remark Invalid opcode exceptions have a higher priority than GP (see Intel
3945	* Architecture System Developers Manual, Vol 3, 5.5) so we don't need
3946	* to worry about e.g. invalid modrm combinations (!)
3947	*
3948	* @todo At this time we do NOT check if the instruction overwrites vital information.
3949	* Make sure this can't happen!! (will add some assertions/checks later)
3950	*/
3951	DECLINLINE(VBOXSTRICTRC) emInterpretInstructionCPUOuter(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pRegFrame,
3952	RTGCPTR pvFault, EMCODETYPE enmCodeType, uint32_t *pcbSize)
3953	{
3954	STAM_PROFILE_START(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Emulate), a);
3955	VBOXSTRICTRC rc = emInterpretInstructionCPU(pVCpu->CTX_SUFF(pVM), pVCpu, pDis, pRegFrame, pvFault, enmCodeType, pcbSize);
3956	STAM_PROFILE_STOP(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Emulate), a);
3957	if (RT_SUCCESS(rc))
3958	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,InterpretSucceeded));
3959	else
3960	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,InterpretFailed));
3961	return rc;
3962	}
3963
3964
3965	#endif /* !VBOX_WITH_IEM */

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMAll/EMAll.cpp@ 49966

Download in other formats: