HWACCMR0.cpp@ 13796

Last change on this file since 13796 was 13533, checked in by vboxsync, 16 years ago
Extra assertions to check for unexpected use conditions.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 49.9 KB

Line
1	/* $Id: HWACCMR0.cpp 13533 2008-10-23 13:00:28Z vboxsync $ */
2	/** @file
3	* HWACCM - Host Context Ring 0.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22
23	/*******************************************************************************
24	* Header Files *
25	*******************************************************************************/
26	#define LOG_GROUP LOG_GROUP_HWACCM
27	#include <VBox/hwaccm.h>
28	#include "HWACCMInternal.h"
29	#include <VBox/vm.h>
30	#include <VBox/x86.h>
31	#include <VBox/hwacc_vmx.h>
32	#include <VBox/hwacc_svm.h>
33	#include <VBox/pgm.h>
34	#include <VBox/pdm.h>
35	#include <VBox/err.h>
36	#include <VBox/log.h>
37	#include <VBox/selm.h>
38	#include <VBox/iom.h>
39	#include <iprt/param.h>
40	#include <iprt/assert.h>
41	#include <iprt/asm.h>
42	#include <iprt/string.h>
43	#include <iprt/memobj.h>
44	#include <iprt/cpuset.h>
45	#include <iprt/power.h>
46	#include "HWVMXR0.h"
47	#include "HWSVMR0.h"
48
49	/*******************************************************************************
50	* Internal Functions *
51	*******************************************************************************/
52	static DECLCALLBACK(void) HWACCMR0EnableCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
53	static DECLCALLBACK(void) HWACCMR0DisableCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
54	static DECLCALLBACK(void) HWACCMR0InitCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
55	static int hwaccmR0CheckCpuRcArray(int paRc, unsigned cErrorCodes, RTCPUID pidCpu);
56	static DECLCALLBACK(void) hwaccmR0PowerCallback(RTPOWEREVENT enmEvent, void *pvUser);
57
58	/*******************************************************************************
59	* Global Variables *
60	*******************************************************************************/
61
62	static struct
63	{
64	HWACCM_CPUINFO aCpuInfo[RTCPUSET_MAX_CPUS];
65
66	/** Ring 0 handlers for VT-x and AMD-V. */
67	DECLR0CALLBACKMEMBER(int, pfnEnterSession,(PVM pVM, PHWACCM_CPUINFO pCpu));
68	DECLR0CALLBACKMEMBER(int, pfnLeaveSession,(PVM pVM, CPUMCTX *pCtx));
69	DECLR0CALLBACKMEMBER(int, pfnSaveHostState,(PVM pVM));
70	DECLR0CALLBACKMEMBER(int, pfnLoadGuestState,(PVM pVM, CPUMCTX *pCtx));
71	DECLR0CALLBACKMEMBER(int, pfnRunGuestCode,(PVM pVM, CPUMCTX *pCtx));
72	DECLR0CALLBACKMEMBER(int, pfnEnableCpu, (PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys));
73	DECLR0CALLBACKMEMBER(int, pfnDisableCpu, (PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys));
74	DECLR0CALLBACKMEMBER(int, pfnInitVM, (PVM pVM));
75	DECLR0CALLBACKMEMBER(int, pfnTermVM, (PVM pVM));
76	DECLR0CALLBACKMEMBER(int, pfnSetupVM, (PVM pVM));
77
78	/** Maximum ASID allowed. */
79	uint32_t uMaxASID;
80
81	struct
82	{
83	/** Set by the ring-0 driver to indicate VMX is supported by the CPU. */
84	bool fSupported;
85
86	/** Host CR4 value (set by ring-0 VMX init) */
87	uint64_t hostCR4;
88
89	/** VMX MSR values */
90	struct
91	{
92	uint64_t feature_ctrl;
93	uint64_t vmx_basic_info;
94	VMX_CAPABILITY vmx_pin_ctls;
95	VMX_CAPABILITY vmx_proc_ctls;
96	VMX_CAPABILITY vmx_proc_ctls2;
97	VMX_CAPABILITY vmx_exit;
98	VMX_CAPABILITY vmx_entry;
99	uint64_t vmx_misc;
100	uint64_t vmx_cr0_fixed0;
101	uint64_t vmx_cr0_fixed1;
102	uint64_t vmx_cr4_fixed0;
103	uint64_t vmx_cr4_fixed1;
104	uint64_t vmx_vmcs_enum;
105	uint64_t vmx_eptcaps;
106	} msr;
107	/* Last instruction error */
108	uint32_t ulLastInstrError;
109	} vmx;
110	struct
111	{
112	/** Set by the ring-0 driver to indicate SVM is supported by the CPU. */
113	bool fSupported;
114
115	/** SVM revision. */
116	uint32_t u32Rev;
117
118	/** SVM feature bits from cpuid 0x8000000a */
119	uint32_t u32Features;
120	} svm;
121	/** Saved error from detection */
122	int32_t lLastError;
123
124	struct
125	{
126	uint32_t u32AMDFeatureECX;
127	uint32_t u32AMDFeatureEDX;
128	} cpuid;
129
130	HWACCMSTATE enmHwAccmState;
131
132	volatile bool fSuspended;
133	} HWACCMR0Globals;
134
135
136
137	/**
138	* Does global Ring-0 HWACCM initialization.
139	*
140	* @returns VBox status code.
141	*/
142	VMMR0DECL(int) HWACCMR0Init(void)
143	{
144	int rc;
145
146	memset(&HWACCMR0Globals, 0, sizeof(HWACCMR0Globals));
147	HWACCMR0Globals.enmHwAccmState = HWACCMSTATE_UNINITIALIZED;
148	for (unsigned i = 0; i < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo); i++)
149	HWACCMR0Globals.aCpuInfo[i].pMemObj = NIL_RTR0MEMOBJ;
150
151	/* Fill in all callbacks with placeholders. */
152	HWACCMR0Globals.pfnEnterSession = HWACCMR0DummyEnter;
153	HWACCMR0Globals.pfnLeaveSession = HWACCMR0DummyLeave;
154	HWACCMR0Globals.pfnSaveHostState = HWACCMR0DummySaveHostState;
155	HWACCMR0Globals.pfnLoadGuestState = HWACCMR0DummyLoadGuestState;
156	HWACCMR0Globals.pfnRunGuestCode = HWACCMR0DummyRunGuestCode;
157	HWACCMR0Globals.pfnEnableCpu = HWACCMR0DummyEnableCpu;
158	HWACCMR0Globals.pfnDisableCpu = HWACCMR0DummyDisableCpu;
159	HWACCMR0Globals.pfnInitVM = HWACCMR0DummyInitVM;
160	HWACCMR0Globals.pfnTermVM = HWACCMR0DummyTermVM;
161	HWACCMR0Globals.pfnSetupVM = HWACCMR0DummySetupVM;
162
163	#ifndef VBOX_WITH_HYBIRD_32BIT_KERNEL /* paranoia */
164
165	/*
166	* Check for VT-x and AMD-V capabilities
167	*/
168	if (ASMHasCpuId())
169	{
170	uint32_t u32FeaturesECX;
171	uint32_t u32Dummy;
172	uint32_t u32FeaturesEDX;
173	uint32_t u32VendorEBX, u32VendorECX, u32VendorEDX;
174
175	ASMCpuId(0, &u32Dummy, &u32VendorEBX, &u32VendorECX, &u32VendorEDX);
176	ASMCpuId(1, &u32Dummy, &u32Dummy, &u32FeaturesECX, &u32FeaturesEDX);
177	/* Query AMD features. */
178	ASMCpuId(0x80000001, &u32Dummy, &u32Dummy, &HWACCMR0Globals.cpuid.u32AMDFeatureECX, &HWACCMR0Globals.cpuid.u32AMDFeatureEDX);
179
180	if ( u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX
181	&& u32VendorECX == X86_CPUID_VENDOR_INTEL_ECX
182	&& u32VendorEDX == X86_CPUID_VENDOR_INTEL_EDX
183	)
184	{
185	/*
186	* Read all VMX MSRs if VMX is available. (same goes for RDMSR/WRMSR)
187	* We also assume all VMX-enabled CPUs support fxsave/fxrstor.
188	*/
189	if ( (u32FeaturesECX & X86_CPUID_FEATURE_ECX_VMX)
190	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_MSR)
191	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_FXSR)
192	)
193	{
194	int aRc[RTCPUSET_MAX_CPUS];
195	RTCPUID idCpu = 0;
196
197	HWACCMR0Globals.vmx.msr.feature_ctrl = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
198
199	/* We need to check if VT-x has been properly initialized on all CPUs. Some BIOSes do a lousy job. */
200	memset(aRc, 0, sizeof(aRc));
201	HWACCMR0Globals.lLastError = RTMpOnAll(HWACCMR0InitCPU, (void *)u32VendorEBX, aRc);
202
203	/* Check the return code of all invocations. */
204	if (VBOX_SUCCESS(HWACCMR0Globals.lLastError))
205	HWACCMR0Globals.lLastError = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
206
207	if (VBOX_SUCCESS(HWACCMR0Globals.lLastError))
208	{
209	/* Reread in case we've changed it. */
210	HWACCMR0Globals.vmx.msr.feature_ctrl = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
211
212	if ( (HWACCMR0Globals.vmx.msr.feature_ctrl & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
213	== (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
214	{
215	RTR0MEMOBJ pScatchMemObj;
216	void *pvScatchPage;
217	RTHCPHYS pScatchPagePhys;
218
219	HWACCMR0Globals.vmx.msr.vmx_basic_info = ASMRdMsr(MSR_IA32_VMX_BASIC_INFO);
220	HWACCMR0Globals.vmx.msr.vmx_pin_ctls.u = ASMRdMsr(MSR_IA32_VMX_PINBASED_CTLS);
221	HWACCMR0Globals.vmx.msr.vmx_proc_ctls.u = ASMRdMsr(MSR_IA32_VMX_PROCBASED_CTLS);
222	HWACCMR0Globals.vmx.msr.vmx_exit.u = ASMRdMsr(MSR_IA32_VMX_EXIT_CTLS);
223	HWACCMR0Globals.vmx.msr.vmx_entry.u = ASMRdMsr(MSR_IA32_VMX_ENTRY_CTLS);
224	HWACCMR0Globals.vmx.msr.vmx_misc = ASMRdMsr(MSR_IA32_VMX_MISC);
225	HWACCMR0Globals.vmx.msr.vmx_cr0_fixed0 = ASMRdMsr(MSR_IA32_VMX_CR0_FIXED0);
226	HWACCMR0Globals.vmx.msr.vmx_cr0_fixed1 = ASMRdMsr(MSR_IA32_VMX_CR0_FIXED1);
227	HWACCMR0Globals.vmx.msr.vmx_cr4_fixed0 = ASMRdMsr(MSR_IA32_VMX_CR4_FIXED0);
228	HWACCMR0Globals.vmx.msr.vmx_cr4_fixed1 = ASMRdMsr(MSR_IA32_VMX_CR4_FIXED1);
229	HWACCMR0Globals.vmx.msr.vmx_vmcs_enum = ASMRdMsr(MSR_IA32_VMX_VMCS_ENUM);
230	/* VPID 16 bits ASID. */
231	HWACCMR0Globals.uMaxASID = 0x10000; /* exclusive */
232
233	if (HWACCMR0Globals.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
234	{
235	HWACCMR0Globals.vmx.msr.vmx_proc_ctls2.u = ASMRdMsr(MSR_IA32_VMX_PROCBASED_CTLS2);
236	if (HWACCMR0Globals.vmx.msr.vmx_proc_ctls2.n.allowed1 & (VMX_VMCS_CTRL_PROC_EXEC2_EPT\|VMX_VMCS_CTRL_PROC_EXEC2_VPID))
237	HWACCMR0Globals.vmx.msr.vmx_eptcaps = ASMRdMsr(MSR_IA32_VMX_EPT_CAPS);
238	}
239
240	HWACCMR0Globals.vmx.hostCR4 = ASMGetCR4();
241
242	rc = RTR0MemObjAllocCont(&pScatchMemObj, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
243	if (RT_FAILURE(rc))
244	return rc;
245
246	pvScatchPage = RTR0MemObjAddress(pScatchMemObj);
247	pScatchPagePhys = RTR0MemObjGetPagePhysAddr(pScatchMemObj, 0);
248	memset(pvScatchPage, 0, PAGE_SIZE);
249
250	/* Set revision dword at the beginning of the structure. */
251	(uint32_t )pvScatchPage = MSR_IA32_VMX_BASIC_INFO_VMCS_ID(HWACCMR0Globals.vmx.msr.vmx_basic_info);
252
253	/* Make sure we don't get rescheduled to another cpu during this probe. */
254	RTCCUINTREG fFlags = ASMIntDisableFlags();
255
256	/*
257	* Check CR4.VMXE
258	*/
259	if (!(HWACCMR0Globals.vmx.hostCR4 & X86_CR4_VMXE))
260	{
261	/* In theory this bit could be cleared behind our back. Which would cause #UD faults when we
262	* try to execute the VMX instructions...
263	*/
264	ASMSetCR4(HWACCMR0Globals.vmx.hostCR4 \| X86_CR4_VMXE);
265	}
266
267	/* Enter VMX Root Mode */
268	rc = VMXEnable(pScatchPagePhys);
269	if (VBOX_FAILURE(rc))
270	{
271	/* KVM leaves the CPU in VMX root mode. Not only is this not allowed, it will crash the host when we enter raw mode, because
272	* (a) clearing X86_CR4_VMXE in CR4 causes a #GP (we no longer modify this bit)
273	* (b) turning off paging causes a #GP (unavoidable when switching from long to 32 bits mode or 32 bits to PAE)
274	*
275	* They should fix their code, but until they do we simply refuse to run.
276	*/
277	HWACCMR0Globals.lLastError = VERR_VMX_IN_VMX_ROOT_MODE;
278	}
279	else
280	{
281	HWACCMR0Globals.vmx.fSupported = true;
282	VMXDisable();
283	}
284
285	/* Restore CR4 again; don't leave the X86_CR4_VMXE flag set if it wasn't so before (some software could incorrectly think it's in VMX mode) */
286	ASMSetCR4(HWACCMR0Globals.vmx.hostCR4);
287	ASMSetFlags(fFlags);
288
289	RTR0MemObjFree(pScatchMemObj, false);
290	if (VBOX_FAILURE(HWACCMR0Globals.lLastError))
291	return HWACCMR0Globals.lLastError;
292	}
293	else
294	{
295	AssertFailed(); /* can't hit this case anymore */
296	HWACCMR0Globals.lLastError = VERR_VMX_ILLEGAL_FEATURE_CONTROL_MSR;
297	}
298	}
299	#ifdef LOG_ENABLED
300	else
301	SUPR0Printf("HWACCMR0InitCPU failed with rc=%d\n", HWACCMR0Globals.lLastError);
302	#endif
303	}
304	else
305	HWACCMR0Globals.lLastError = VERR_VMX_NO_VMX;
306	}
307	else
308	if ( u32VendorEBX == X86_CPUID_VENDOR_AMD_EBX
309	&& u32VendorECX == X86_CPUID_VENDOR_AMD_ECX
310	&& u32VendorEDX == X86_CPUID_VENDOR_AMD_EDX
311	)
312	{
313	/*
314	* Read all SVM MSRs if SVM is available. (same goes for RDMSR/WRMSR)
315	* We also assume all SVM-enabled CPUs support fxsave/fxrstor.
316	*/
317	if ( (HWACCMR0Globals.cpuid.u32AMDFeatureECX & X86_CPUID_AMD_FEATURE_ECX_SVM)
318	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_MSR)
319	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_FXSR)
320	)
321	{
322	int aRc[RTCPUSET_MAX_CPUS];
323	RTCPUID idCpu = 0;
324
325	/* We need to check if AMD-V has been properly initialized on all CPUs. Some BIOSes might do a poor job. */
326	memset(aRc, 0, sizeof(aRc));
327	rc = RTMpOnAll(HWACCMR0InitCPU, (void *)u32VendorEBX, aRc);
328	AssertRC(rc);
329
330	/* Check the return code of all invocations. */
331	if (VBOX_SUCCESS(rc))
332	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
333
334	AssertMsgRC(rc, ("HWACCMR0InitCPU failed for cpu %d with rc=%d\n", idCpu, rc));
335
336	if (VBOX_SUCCESS(rc))
337	{
338	/* Query AMD features. */
339	ASMCpuId(0x8000000A, &HWACCMR0Globals.svm.u32Rev, &HWACCMR0Globals.uMaxASID, &u32Dummy, &HWACCMR0Globals.svm.u32Features);
340
341	HWACCMR0Globals.svm.fSupported = true;
342	}
343	else
344	HWACCMR0Globals.lLastError = rc;
345	}
346	else
347	HWACCMR0Globals.lLastError = VERR_SVM_NO_SVM;
348	}
349	else
350	HWACCMR0Globals.lLastError = VERR_HWACCM_UNKNOWN_CPU;
351	}
352	else
353	HWACCMR0Globals.lLastError = VERR_HWACCM_NO_CPUID;
354
355	#endif /* !VBOX_WITH_HYBIRD_32BIT_KERNEL */
356
357	if (HWACCMR0Globals.vmx.fSupported)
358	{
359	HWACCMR0Globals.pfnEnterSession = VMXR0Enter;
360	HWACCMR0Globals.pfnLeaveSession = VMXR0Leave;
361	HWACCMR0Globals.pfnSaveHostState = VMXR0SaveHostState;
362	HWACCMR0Globals.pfnLoadGuestState = VMXR0LoadGuestState;
363	HWACCMR0Globals.pfnRunGuestCode = VMXR0RunGuestCode;
364	HWACCMR0Globals.pfnEnableCpu = VMXR0EnableCpu;
365	HWACCMR0Globals.pfnDisableCpu = VMXR0DisableCpu;
366	HWACCMR0Globals.pfnInitVM = VMXR0InitVM;
367	HWACCMR0Globals.pfnTermVM = VMXR0TermVM;
368	HWACCMR0Globals.pfnSetupVM = VMXR0SetupVM;
369	}
370	else
371	if (HWACCMR0Globals.svm.fSupported)
372	{
373	HWACCMR0Globals.pfnEnterSession = SVMR0Enter;
374	HWACCMR0Globals.pfnLeaveSession = SVMR0Leave;
375	HWACCMR0Globals.pfnSaveHostState = SVMR0SaveHostState;
376	HWACCMR0Globals.pfnLoadGuestState = SVMR0LoadGuestState;
377	HWACCMR0Globals.pfnRunGuestCode = SVMR0RunGuestCode;
378	HWACCMR0Globals.pfnEnableCpu = SVMR0EnableCpu;
379	HWACCMR0Globals.pfnDisableCpu = SVMR0DisableCpu;
380	HWACCMR0Globals.pfnInitVM = SVMR0InitVM;
381	HWACCMR0Globals.pfnTermVM = SVMR0TermVM;
382	HWACCMR0Globals.pfnSetupVM = SVMR0SetupVM;
383	}
384
385	rc = RTPowerNotificationRegister(hwaccmR0PowerCallback, 0);
386	Assert(RT_SUCCESS(rc));
387
388	return VINF_SUCCESS;
389	}
390
391
392	/**
393	* Checks the error code array filled in for each cpu in the system.
394	*
395	* @returns VBox status code.
396	* @param paRc Error code array
397	* @param cErrorCodes Array size
398	* @param pidCpu Value of the first cpu that set an error (out)
399	*/
400	static int hwaccmR0CheckCpuRcArray(int paRc, unsigned cErrorCodes, RTCPUID pidCpu)
401	{
402	int rc = VINF_SUCCESS;
403
404	Assert(cErrorCodes == RTCPUSET_MAX_CPUS);
405
406	for (unsigned i=0;i<cErrorCodes;i++)
407	{
408	if (RTMpIsCpuOnline(i))
409	{
410	if (VBOX_FAILURE(paRc[i]))
411	{
412	rc = paRc[i];
413	*pidCpu = i;
414	break;
415	}
416	}
417	}
418	return rc;
419	}
420
421	/**
422	* Does global Ring-0 HWACCM termination.
423	*
424	* @returns VBox status code.
425	*/
426	VMMR0DECL(int) HWACCMR0Term(void)
427	{
428	int aRc[RTCPUSET_MAX_CPUS];
429	int rc;
430
431	rc = RTPowerNotificationDeregister(hwaccmR0PowerCallback, 0);
432	Assert(RT_SUCCESS(rc));
433
434	memset(aRc, 0, sizeof(aRc));
435	rc = RTMpOnAll(HWACCMR0DisableCPU, aRc, NULL);
436	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
437
438	/* Free the per-cpu pages used for VT-x and AMD-V */
439	for (unsigned i=0;i<RT_ELEMENTS(HWACCMR0Globals.aCpuInfo);i++)
440	{
441	AssertMsgRC(aRc[i], ("HWACCMR0DisableCPU failed for cpu %d with rc=%d\n", i, aRc[i]));
442	if (HWACCMR0Globals.aCpuInfo[i].pMemObj != NIL_RTR0MEMOBJ)
443	{
444	RTR0MemObjFree(HWACCMR0Globals.aCpuInfo[i].pMemObj, false);
445	HWACCMR0Globals.aCpuInfo[i].pMemObj = NIL_RTR0MEMOBJ;
446	}
447	}
448	return rc;
449	}
450
451
452	/**
453	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
454	* is to be called on the target cpus.
455	*
456	* @param idCpu The identifier for the CPU the function is called on.
457	* @param pvUser1 The 1st user argument.
458	* @param pvUser2 The 2nd user argument.
459	*/
460	static DECLCALLBACK(void) HWACCMR0InitCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
461	{
462	unsigned u32VendorEBX = (uintptr_t)pvUser1;
463	int paRc = (int )pvUser2;
464	uint64_t val;
465
466	#ifdef LOG_ENABLED
467	SUPR0Printf("HWACCMR0InitCPU cpu %d\n", idCpu);
468	#endif
469	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
470
471	if (u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX)
472	{
473	val = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
474
475	/*
476	* Both the LOCK and VMXON bit must be set; otherwise VMXON will generate a #GP.
477	* Once the lock bit is set, this MSR can no longer be modified.
478	*/
479	if (!(val & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK)))
480	{
481	/* MSR is not yet locked; we can change it ourselves here */
482	ASMWrMsr(MSR_IA32_FEATURE_CONTROL, HWACCMR0Globals.vmx.msr.feature_ctrl \| MSR_IA32_FEATURE_CONTROL_VMXON \| MSR_IA32_FEATURE_CONTROL_LOCK);
483	val = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
484	}
485	if ( (val & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
486	== (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
487	paRc[idCpu] = VINF_SUCCESS;
488	else
489	paRc[idCpu] = VERR_VMX_MSR_LOCKED_OR_DISABLED;
490	}
491	else
492	if (u32VendorEBX == X86_CPUID_VENDOR_AMD_EBX)
493	{
494	/* Check if SVM is disabled */
495	val = ASMRdMsr(MSR_K8_VM_CR);
496	if (!(val & MSR_K8_VM_CR_SVM_DISABLE))
497	{
498	/* Turn on SVM in the EFER MSR. */
499	val = ASMRdMsr(MSR_K6_EFER);
500	if (!(val & MSR_K6_EFER_SVME))
501	ASMWrMsr(MSR_K6_EFER, val \| MSR_K6_EFER_SVME);
502
503	/* Paranoia. */
504	val = ASMRdMsr(MSR_K6_EFER);
505	if (val & MSR_K6_EFER_SVME)
506	paRc[idCpu] = VINF_SUCCESS;
507	else
508	paRc[idCpu] = VERR_SVM_ILLEGAL_EFER_MSR;
509	}
510	else
511	paRc[idCpu] = HWACCMR0Globals.lLastError = VERR_SVM_DISABLED;
512	}
513	else
514	AssertFailed(); /* can't happen */
515	return;
516	}
517
518
519	/**
520	* Sets up HWACCM on all cpus.
521	*
522	* @returns VBox status code.
523	* @param pVM The VM to operate on.
524	* @param enmNewHwAccmState New hwaccm state
525	*
526	*/
527	VMMR0DECL(int) HWACCMR0EnableAllCpus(PVM pVM, HWACCMSTATE enmNewHwAccmState)
528	{
529	Assert(sizeof(HWACCMR0Globals.enmHwAccmState) == sizeof(uint32_t));
530
531	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
532	if (ASMAtomicReadBool(&HWACCMR0Globals.fSuspended))
533	return VERR_HWACCM_SUSPEND_PENDING;
534
535	if (ASMAtomicCmpXchgU32((volatile uint32_t *)&HWACCMR0Globals.enmHwAccmState, enmNewHwAccmState, HWACCMSTATE_UNINITIALIZED))
536	{
537	int aRc[RTCPUSET_MAX_CPUS];
538	RTCPUID idCpu = 0;
539
540	/* Don't setup hwaccm as that might not work (vt-x & 64 bits raw mode) */
541	if (enmNewHwAccmState == HWACCMSTATE_DISABLED)
542	return VINF_SUCCESS;
543
544	memset(aRc, 0, sizeof(aRc));
545
546	/* Allocate one page per cpu for the global vt-x and amd-v pages */
547	for (unsigned i=0;i<RT_ELEMENTS(HWACCMR0Globals.aCpuInfo);i++)
548	{
549	Assert(!HWACCMR0Globals.aCpuInfo[i].pMemObj);
550
551	/** @todo this is rather dangerous if cpus can be taken offline; we don't care for now */
552	if (RTMpIsCpuOnline(i))
553	{
554	int rc = RTR0MemObjAllocCont(&HWACCMR0Globals.aCpuInfo[i].pMemObj, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
555	AssertRC(rc);
556	if (RT_FAILURE(rc))
557	return rc;
558
559	void *pvR0 = RTR0MemObjAddress(HWACCMR0Globals.aCpuInfo[i].pMemObj);
560	Assert(pvR0);
561	ASMMemZeroPage(pvR0);
562
563	#ifdef LOG_ENABLED
564	SUPR0Printf("address %x phys %x\n", pvR0, (uint32_t)RTR0MemObjGetPagePhysAddr(HWACCMR0Globals.aCpuInfo[i].pMemObj, 0));
565	#endif
566	}
567	}
568	/* First time, so initialize each cpu/core */
569	int rc = RTMpOnAll(HWACCMR0EnableCPU, (void *)pVM, aRc);
570
571	/* Check the return code of all invocations. */
572	if (VBOX_SUCCESS(rc))
573	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
574
575	AssertMsgRC(rc, ("HWACCMR0EnableAllCpus failed for cpu %d with rc=%d\n", idCpu, rc));
576	return rc;
577	}
578
579	if (HWACCMR0Globals.enmHwAccmState == enmNewHwAccmState)
580	return VINF_SUCCESS;
581
582	/* Request to change the mode is not allowed */
583	return VERR_ACCESS_DENIED;
584	}
585
586	/**
587	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
588	* is to be called on the target cpus.
589	*
590	* @param idCpu The identifier for the CPU the function is called on.
591	* @param pvUser1 The 1st user argument.
592	* @param pvUser2 The 2nd user argument.
593	*/
594	static DECLCALLBACK(void) HWACCMR0EnableCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
595	{
596	PVM pVM = (PVM)pvUser1; /* can be NULL! */
597	int paRc = (int )pvUser2;
598	void *pvPageCpu;
599	RTHCPHYS pPageCpuPhys;
600	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
601
602	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
603	Assert(idCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo));
604	Assert(!pCpu->fConfigured);
605	Assert(ASMAtomicReadBool(&pCpu->fInUse) == false);
606
607	pCpu->idCpu = idCpu;
608
609	/* Make sure we start with a clean TLB. */
610	pCpu->fFlushTLB = true;
611
612	pCpu->uCurrentASID = 0; /* we'll aways increment this the first time (host uses ASID 0) */
613	pCpu->cTLBFlushes = 0;
614
615	/* Should never happen */
616	if (!pCpu->pMemObj)
617	{
618	AssertFailed();
619	paRc[idCpu] = VERR_INTERNAL_ERROR;
620	return;
621	}
622
623	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
624	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
625
626	paRc[idCpu] = HWACCMR0Globals.pfnEnableCpu(pCpu, pVM, pvPageCpu, pPageCpuPhys);
627	AssertRC(paRc[idCpu]);
628	if (VBOX_SUCCESS(paRc[idCpu]))
629	pCpu->fConfigured = true;
630
631	return;
632	}
633
634	/**
635	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
636	* is to be called on the target cpus.
637	*
638	* @param idCpu The identifier for the CPU the function is called on.
639	* @param pvUser1 The 1st user argument.
640	* @param pvUser2 The 2nd user argument.
641	*/
642	static DECLCALLBACK(void) HWACCMR0DisableCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
643	{
644	void *pvPageCpu;
645	RTHCPHYS pPageCpuPhys;
646	int paRc = (int )pvUser1;
647	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
648
649	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
650	Assert(idCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo));
651	Assert(ASMAtomicReadBool(&pCpu->fInUse) == false);
652
653	if (!pCpu->pMemObj)
654	return;
655
656	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
657	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
658
659	if (pCpu->fConfigured)
660	{
661	paRc[idCpu] = HWACCMR0Globals.pfnDisableCpu(pCpu, pvPageCpu, pPageCpuPhys);
662	AssertRC(paRc[idCpu]);
663	pCpu->fConfigured = false;
664	}
665	else
666	paRc[idCpu] = VINF_SUCCESS; /* nothing to do */
667
668	pCpu->uCurrentASID = 0;
669	return;
670	}
671
672	/**
673	* Called whenever a system power state change occurs.
674	*
675	* @param enmEvent Power event
676	* @param pvUser User argument
677	*/
678	static DECLCALLBACK(void) hwaccmR0PowerCallback(RTPOWEREVENT enmEvent, void *pvUser)
679	{
680	NOREF(pvUser);
681
682	#ifdef LOG_ENABLED
683	if (enmEvent == RTPOWEREVENT_SUSPEND)
684	SUPR0Printf("hwaccmR0PowerCallback RTPOWEREVENT_SUSPEND\n");
685	else
686	SUPR0Printf("hwaccmR0PowerCallback RTPOWEREVENT_RESUME\n");
687	#endif
688
689	if (enmEvent == RTPOWEREVENT_SUSPEND)
690	ASMAtomicWriteBool(&HWACCMR0Globals.fSuspended, true);
691
692	if (HWACCMR0Globals.enmHwAccmState == HWACCMSTATE_ENABLED)
693	{
694	int aRc[RTCPUSET_MAX_CPUS];
695	int rc;
696	RTCPUID idCpu;
697
698	memset(aRc, 0, sizeof(aRc));
699	if (enmEvent == RTPOWEREVENT_SUSPEND)
700	{
701	/* Turn off VT-x or AMD-V on all CPUs. */
702	rc = RTMpOnAll(HWACCMR0DisableCPU, aRc, NULL);
703	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
704	}
705	else
706	{
707	/* Reinit the CPUs from scratch as the suspend state has messed with the MSRs. */
708	rc = RTMpOnAll(HWACCMR0InitCPU, (void *)((HWACCMR0Globals.vmx.fSupported) ? X86_CPUID_VENDOR_INTEL_EBX : X86_CPUID_VENDOR_AMD_EBX), aRc);
709	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
710
711	if (VBOX_SUCCESS(rc))
712	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
713	#ifdef LOG_ENABLED
714	if (VBOX_FAILURE(rc))
715	SUPR0Printf("hwaccmR0PowerCallback HWACCMR0InitCPU failed with %d\n", rc);
716	#endif
717
718	/* Turn VT-x or AMD-V back on on all CPUs. */
719	rc = RTMpOnAll(HWACCMR0EnableCPU, NULL, aRc);
720	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
721	}
722	}
723	if (enmEvent == RTPOWEREVENT_RESUME)
724	ASMAtomicWriteBool(&HWACCMR0Globals.fSuspended, false);
725	}
726
727
728	/**
729	* Does Ring-0 per VM HWACCM initialization.
730	*
731	* This is mainly to check that the Host CPU mode is compatible
732	* with VMX.
733	*
734	* @returns VBox status code.
735	* @param pVM The VM to operate on.
736	*/
737	VMMR0DECL(int) HWACCMR0InitVM(PVM pVM)
738	{
739	int rc;
740	RTCPUID idCpu = RTMpCpuId();
741	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
742
743	AssertReturn(pVM, VERR_INVALID_PARAMETER);
744
745	#ifdef LOG_ENABLED
746	SUPR0Printf("HWACCMR0InitVM: %p\n", pVM);
747	#endif
748
749	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
750	if (ASMAtomicReadBool(&HWACCMR0Globals.fSuspended))
751	return VERR_HWACCM_SUSPEND_PENDING;
752
753	pVM->hwaccm.s.vmx.fSupported = HWACCMR0Globals.vmx.fSupported;
754	pVM->hwaccm.s.svm.fSupported = HWACCMR0Globals.svm.fSupported;
755
756	pVM->hwaccm.s.vmx.msr.feature_ctrl = HWACCMR0Globals.vmx.msr.feature_ctrl;
757	pVM->hwaccm.s.vmx.hostCR4 = HWACCMR0Globals.vmx.hostCR4;
758	pVM->hwaccm.s.vmx.msr.vmx_basic_info = HWACCMR0Globals.vmx.msr.vmx_basic_info;
759	pVM->hwaccm.s.vmx.msr.vmx_pin_ctls = HWACCMR0Globals.vmx.msr.vmx_pin_ctls;
760	pVM->hwaccm.s.vmx.msr.vmx_proc_ctls = HWACCMR0Globals.vmx.msr.vmx_proc_ctls;
761	pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2 = HWACCMR0Globals.vmx.msr.vmx_proc_ctls2;
762	pVM->hwaccm.s.vmx.msr.vmx_exit = HWACCMR0Globals.vmx.msr.vmx_exit;
763	pVM->hwaccm.s.vmx.msr.vmx_entry = HWACCMR0Globals.vmx.msr.vmx_entry;
764	pVM->hwaccm.s.vmx.msr.vmx_misc = HWACCMR0Globals.vmx.msr.vmx_misc;
765	pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed0 = HWACCMR0Globals.vmx.msr.vmx_cr0_fixed0;
766	pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed1 = HWACCMR0Globals.vmx.msr.vmx_cr0_fixed1;
767	pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed0 = HWACCMR0Globals.vmx.msr.vmx_cr4_fixed0;
768	pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed1 = HWACCMR0Globals.vmx.msr.vmx_cr4_fixed1;
769	pVM->hwaccm.s.vmx.msr.vmx_vmcs_enum = HWACCMR0Globals.vmx.msr.vmx_vmcs_enum;
770	pVM->hwaccm.s.vmx.msr.vmx_eptcaps = HWACCMR0Globals.vmx.msr.vmx_eptcaps;
771	pVM->hwaccm.s.svm.u32Rev = HWACCMR0Globals.svm.u32Rev;
772	pVM->hwaccm.s.svm.u32Features = HWACCMR0Globals.svm.u32Features;
773	pVM->hwaccm.s.cpuid.u32AMDFeatureECX = HWACCMR0Globals.cpuid.u32AMDFeatureECX;
774	pVM->hwaccm.s.cpuid.u32AMDFeatureEDX = HWACCMR0Globals.cpuid.u32AMDFeatureEDX;
775	pVM->hwaccm.s.lLastError = HWACCMR0Globals.lLastError;
776	#ifdef VBOX_STRICT
777	pVM->hwaccm.s.idEnteredCpu = NIL_RTCPUID;
778	#endif
779
780	pVM->hwaccm.s.uMaxASID = HWACCMR0Globals.uMaxASID;
781
782	/* Invalidate the last cpu we were running on. */
783	pVM->hwaccm.s.idLastCpu = NIL_RTCPUID;
784
785	/* we'll aways increment this the first time (host uses ASID 0) */
786	pVM->hwaccm.s.uCurrentASID = 0;
787
788	ASMAtomicWriteBool(&pCpu->fInUse, true);
789
790	/* Init a VT-x or AMD-V VM. */
791	rc = HWACCMR0Globals.pfnInitVM(pVM);
792
793	ASMAtomicWriteBool(&pCpu->fInUse, false);
794
795	return rc;
796	}
797
798
799	/**
800	* Does Ring-0 per VM HWACCM termination.
801	*
802	* @returns VBox status code.
803	* @param pVM The VM to operate on.
804	*/
805	VMMR0DECL(int) HWACCMR0TermVM(PVM pVM)
806	{
807	int rc;
808	RTCPUID idCpu = RTMpCpuId();
809	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
810
811	AssertReturn(pVM, VERR_INVALID_PARAMETER);
812
813	#ifdef LOG_ENABLED
814	SUPR0Printf("HWACCMR0TermVM: %p\n", pVM);
815	#endif
816
817	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
818	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
819
820	ASMAtomicWriteBool(&pCpu->fInUse, true);
821
822	/* Terminate a VT-x or AMD-V VM. */
823	rc = HWACCMR0Globals.pfnTermVM(pVM);
824
825	ASMAtomicWriteBool(&pCpu->fInUse, false);
826	return rc;
827	}
828
829
830	/**
831	* Sets up a VT-x or AMD-V session
832	*
833	* @returns VBox status code.
834	* @param pVM The VM to operate on.
835	*/
836	VMMR0DECL(int) HWACCMR0SetupVM(PVM pVM)
837	{
838	int rc;
839	RTCPUID idCpu = RTMpCpuId();
840	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
841
842	AssertReturn(pVM, VERR_INVALID_PARAMETER);
843
844	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
845	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
846
847	#ifdef LOG_ENABLED
848	SUPR0Printf("HWACCMR0SetupVM: %p\n", pVM);
849	#endif
850
851	ASMAtomicWriteBool(&pCpu->fInUse, true);
852
853	/* Setup VT-x or AMD-V. */
854	rc = HWACCMR0Globals.pfnSetupVM(pVM);
855
856	ASMAtomicWriteBool(&pCpu->fInUse, false);
857
858	return rc;
859	}
860
861
862	/**
863	* Enters the VT-x or AMD-V session
864	*
865	* @returns VBox status code.
866	* @param pVM The VM to operate on.
867	*/
868	VMMR0DECL(int) HWACCMR0Enter(PVM pVM)
869	{
870	PCPUMCTX pCtx;
871	int rc;
872	RTCPUID idCpu = RTMpCpuId();
873	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
874
875	/* Make sure we can't enter a session after we've disabled hwaccm in preparation of a suspend. */
876	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
877	ASMAtomicWriteBool(&pCpu->fInUse, true);
878
879	pCtx = CPUMQueryGuestCtxPtr(pVM);
880
881	/* Always load the guest's FPU/XMM state on-demand. */
882	CPUMDeactivateGuestFPUState(pVM);
883
884	/* Always load the guest's debug state on-demand. */
885	CPUMDeactivateGuestDebugState(pVM);
886
887	/* Always reload the host context and the guest's CR0 register. (!!!!) */
888	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0 \| HWACCM_CHANGED_HOST_CONTEXT;
889
890	/* Setup the register and mask according to the current execution mode. */
891	if (pCtx->msrEFER & MSR_K6_EFER_LMA)
892	pVM->hwaccm.s.u64RegisterMask = UINT64_C(0xFFFFFFFFFFFFFFFF);
893	else
894	pVM->hwaccm.s.u64RegisterMask = UINT64_C(0xFFFFFFFF);
895
896	rc = HWACCMR0Globals.pfnEnterSession(pVM, pCpu);
897	AssertRC(rc);
898	/* We must save the host context here (VT-x) as we might be rescheduled on a different cpu after a long jump back to ring 3. */
899	rc \|= HWACCMR0Globals.pfnSaveHostState(pVM);
900	AssertRC(rc);
901	rc \|= HWACCMR0Globals.pfnLoadGuestState(pVM, pCtx);
902	AssertRC(rc);
903
904	#ifdef VBOX_STRICT
905	/* keep track of the CPU owning the VMCS for debugging scheduling weirdness and ring-3 calls. */
906	if (RT_SUCCESS(rc))
907	{
908	AssertMsg(pVM->hwaccm.s.idEnteredCpu == NIL_RTCPUID, ("%d", (int)pVM->hwaccm.s.idEnteredCpu));
909	pVM->hwaccm.s.idEnteredCpu = idCpu;
910	}
911	#endif
912	return rc;
913	}
914
915
916	/**
917	* Leaves the VT-x or AMD-V session
918	*
919	* @returns VBox status code.
920	* @param pVM The VM to operate on.
921	*/
922	VMMR0DECL(int) HWACCMR0Leave(PVM pVM)
923	{
924	PCPUMCTX pCtx;
925	int rc;
926	RTCPUID idCpu = RTMpCpuId();
927	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
928
929	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
930
931	pCtx = CPUMQueryGuestCtxPtr(pVM);
932
933	/* Note: It's rather tricky with longjmps done by e.g. Log statements or the page fault handler.
934	* We must restore the host FPU here to make absolutely sure we don't leave the guest FPU state active
935	* or trash somebody else's FPU state.
936	*/
937	/* Save the guest FPU and XMM state if necessary. */
938	if (CPUMIsGuestFPUStateActive(pVM))
939	{
940	Log2(("CPUMR0SaveGuestFPU\n"));
941	CPUMR0SaveGuestFPU(pVM, pCtx);
942
943	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
944	}
945
946	rc = HWACCMR0Globals.pfnLeaveSession(pVM, pCtx);
947
948	#ifdef VBOX_STRICT
949	/* keep track of the CPU owning the VMCS for debugging scheduling weirdness and ring-3 calls. */
950	AssertMsg(pVM->hwaccm.s.idEnteredCpu == idCpu, ("owner is %d, I'm %d", (int)pVM->hwaccm.s.idEnteredCpu, (int)idCpu));
951	pVM->hwaccm.s.idEnteredCpu = NIL_RTCPUID;
952	#endif
953
954	ASMAtomicWriteBool(&pCpu->fInUse, false);
955	return rc;
956	}
957
958	/**
959	* Runs guest code in a hardware accelerated VM.
960	*
961	* @returns VBox status code.
962	* @param pVM The VM to operate on.
963	*/
964	VMMR0DECL(int) HWACCMR0RunGuestCode(PVM pVM)
965	{
966	CPUMCTX *pCtx;
967	int rc;
968	RTCPUID idCpu = RTMpCpuId(); NOREF(idCpu);
969	#ifdef VBOX_STRICT
970	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
971	#endif
972
973	Assert(!VM_FF_ISPENDING(pVM, VM_FF_PGM_SYNC_CR3 \| VM_FF_PGM_SYNC_CR3_NON_GLOBAL));
974	Assert(HWACCMR0Globals.aCpuInfo[idCpu].fConfigured);
975	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
976	Assert(ASMAtomicReadBool(&pCpu->fInUse) == true);
977
978	pCtx = CPUMQueryGuestCtxPtr(pVM);
979
980	return HWACCMR0Globals.pfnRunGuestCode(pVM, pCtx);
981	}
982
983	/**
984	* Returns suspend status of the host
985	*
986	* @returns Suspend pending or not
987	*/
988	VMMR0DECL(bool) HWACCMR0SuspendPending()
989	{
990	return ASMAtomicReadBool(&HWACCMR0Globals.fSuspended);
991	}
992
993	/**
994	* Returns the cpu structure for the current cpu.
995	* Keep in mind that there is no guarantee it will stay the same (long jumps to ring 3!!!).
996	*
997	* @returns cpu structure pointer
998	* @param pVM The VM to operate on.
999	*/
1000	VMMR0DECL(PHWACCM_CPUINFO) HWACCMR0GetCurrentCpu()
1001	{
1002	RTCPUID idCpu = RTMpCpuId();
1003
1004	return &HWACCMR0Globals.aCpuInfo[idCpu];
1005	}
1006
1007	#ifdef VBOX_STRICT
1008	# include <iprt/string.h>
1009	/**
1010	* Dumps a descriptor.
1011	*
1012	* @param pDesc Descriptor to dump.
1013	* @param Sel Selector number.
1014	* @param pszMsg Message to prepend the log entry with.
1015	*/
1016	VMMR0DECL(void) HWACCMR0DumpDescriptor(PX86DESCHC pDesc, RTSEL Sel, const char *pszMsg)
1017	{
1018	/*
1019	* Make variable description string.
1020	*/
1021	static struct
1022	{
1023	unsigned cch;
1024	const char *psz;
1025	} const aTypes[32] =
1026	{
1027	# define STRENTRY(str) { sizeof(str) - 1, str }
1028
1029	/* system */
1030	# if HC_ARCH_BITS == 64
1031	STRENTRY("Reserved0 "), /* 0x00 */
1032	STRENTRY("Reserved1 "), /* 0x01 */
1033	STRENTRY("LDT "), /* 0x02 */
1034	STRENTRY("Reserved3 "), /* 0x03 */
1035	STRENTRY("Reserved4 "), /* 0x04 */
1036	STRENTRY("Reserved5 "), /* 0x05 */
1037	STRENTRY("Reserved6 "), /* 0x06 */
1038	STRENTRY("Reserved7 "), /* 0x07 */
1039	STRENTRY("Reserved8 "), /* 0x08 */
1040	STRENTRY("TSS64Avail "), /* 0x09 */
1041	STRENTRY("ReservedA "), /* 0x0a */
1042	STRENTRY("TSS64Busy "), /* 0x0b */
1043	STRENTRY("Call64 "), /* 0x0c */
1044	STRENTRY("ReservedD "), /* 0x0d */
1045	STRENTRY("Int64 "), /* 0x0e */
1046	STRENTRY("Trap64 "), /* 0x0f */
1047	# else
1048	STRENTRY("Reserved0 "), /* 0x00 */
1049	STRENTRY("TSS16Avail "), /* 0x01 */
1050	STRENTRY("LDT "), /* 0x02 */
1051	STRENTRY("TSS16Busy "), /* 0x03 */
1052	STRENTRY("Call16 "), /* 0x04 */
1053	STRENTRY("Task "), /* 0x05 */
1054	STRENTRY("Int16 "), /* 0x06 */
1055	STRENTRY("Trap16 "), /* 0x07 */
1056	STRENTRY("Reserved8 "), /* 0x08 */
1057	STRENTRY("TSS32Avail "), /* 0x09 */
1058	STRENTRY("ReservedA "), /* 0x0a */
1059	STRENTRY("TSS32Busy "), /* 0x0b */
1060	STRENTRY("Call32 "), /* 0x0c */
1061	STRENTRY("ReservedD "), /* 0x0d */
1062	STRENTRY("Int32 "), /* 0x0e */
1063	STRENTRY("Trap32 "), /* 0x0f */
1064	# endif
1065	/* non system */
1066	STRENTRY("DataRO "), /* 0x10 */
1067	STRENTRY("DataRO Accessed "), /* 0x11 */
1068	STRENTRY("DataRW "), /* 0x12 */
1069	STRENTRY("DataRW Accessed "), /* 0x13 */
1070	STRENTRY("DataDownRO "), /* 0x14 */
1071	STRENTRY("DataDownRO Accessed "), /* 0x15 */
1072	STRENTRY("DataDownRW "), /* 0x16 */
1073	STRENTRY("DataDownRW Accessed "), /* 0x17 */
1074	STRENTRY("CodeEO "), /* 0x18 */
1075	STRENTRY("CodeEO Accessed "), /* 0x19 */
1076	STRENTRY("CodeER "), /* 0x1a */
1077	STRENTRY("CodeER Accessed "), /* 0x1b */
1078	STRENTRY("CodeConfEO "), /* 0x1c */
1079	STRENTRY("CodeConfEO Accessed "), /* 0x1d */
1080	STRENTRY("CodeConfER "), /* 0x1e */
1081	STRENTRY("CodeConfER Accessed ") /* 0x1f */
1082	# undef SYSENTRY
1083	};
1084	# define ADD_STR(psz, pszAdd) do { strcpy(psz, pszAdd); psz += strlen(pszAdd); } while (0)
1085	char szMsg[128];
1086	char *psz = &szMsg[0];
1087	unsigned i = pDesc->Gen.u1DescType << 4 \| pDesc->Gen.u4Type;
1088	memcpy(psz, aTypes[i].psz, aTypes[i].cch);
1089	psz += aTypes[i].cch;
1090
1091	if (pDesc->Gen.u1Present)
1092	ADD_STR(psz, "Present ");
1093	else
1094	ADD_STR(psz, "Not-Present ");
1095	# if HC_ARCH_BITS == 64
1096	if (pDesc->Gen.u1Long)
1097	ADD_STR(psz, "64-bit ");
1098	else
1099	ADD_STR(psz, "Comp ");
1100	# else
1101	if (pDesc->Gen.u1Granularity)
1102	ADD_STR(psz, "Page ");
1103	if (pDesc->Gen.u1DefBig)
1104	ADD_STR(psz, "32-bit ");
1105	else
1106	ADD_STR(psz, "16-bit ");
1107	# endif
1108	# undef ADD_STR
1109	*psz = '\0';
1110
1111	/*
1112	* Limit and Base and format the output.
1113	*/
1114	uint32_t u32Limit = X86DESC_LIMIT(*pDesc);
1115	if (pDesc->Gen.u1Granularity)
1116	u32Limit = u32Limit << PAGE_SHIFT \| PAGE_OFFSET_MASK;
1117
1118	# if HC_ARCH_BITS == 64
1119	uint64_t u32Base = X86DESC64_BASE(*pDesc);
1120
1121	Log(("%s %04x - %VX64 %VX64 - base=%VX64 limit=%08x dpl=%d %s\n", pszMsg,
1122	Sel, pDesc->au64[0], pDesc->au64[1], u32Base, u32Limit, pDesc->Gen.u2Dpl, szMsg));
1123	# else
1124	uint32_t u32Base = X86DESC_BASE(*pDesc);
1125
1126	Log(("%s %04x - %08x %08x - base=%08x limit=%08x dpl=%d %s\n", pszMsg,
1127	Sel, pDesc->au32[0], pDesc->au32[1], u32Base, u32Limit, pDesc->Gen.u2Dpl, szMsg));
1128	# endif
1129	}
1130
1131	/**
1132	* Formats a full register dump.
1133	*
1134	* @param pVM The VM to operate on.
1135	* @param pCtx The context to format.
1136	*/
1137	VMMR0DECL(void) HWACCMDumpRegs(PVM pVM, PCPUMCTX pCtx)
1138	{
1139	/*
1140	* Format the flags.
1141	*/
1142	static struct
1143	{
1144	const char pszSet; const char pszClear; uint32_t fFlag;
1145	} aFlags[] =
1146	{
1147	{ "vip",NULL, X86_EFL_VIP },
1148	{ "vif",NULL, X86_EFL_VIF },
1149	{ "ac", NULL, X86_EFL_AC },
1150	{ "vm", NULL, X86_EFL_VM },
1151	{ "rf", NULL, X86_EFL_RF },
1152	{ "nt", NULL, X86_EFL_NT },
1153	{ "ov", "nv", X86_EFL_OF },
1154	{ "dn", "up", X86_EFL_DF },
1155	{ "ei", "di", X86_EFL_IF },
1156	{ "tf", NULL, X86_EFL_TF },
1157	{ "nt", "pl", X86_EFL_SF },
1158	{ "nz", "zr", X86_EFL_ZF },
1159	{ "ac", "na", X86_EFL_AF },
1160	{ "po", "pe", X86_EFL_PF },
1161	{ "cy", "nc", X86_EFL_CF },
1162	};
1163	char szEFlags[80];
1164	char *psz = szEFlags;
1165	uint32_t efl = pCtx->eflags.u32;
1166	for (unsigned i = 0; i < RT_ELEMENTS(aFlags); i++)
1167	{
1168	const char *pszAdd = aFlags[i].fFlag & efl ? aFlags[i].pszSet : aFlags[i].pszClear;
1169	if (pszAdd)
1170	{
1171	strcpy(psz, pszAdd);
1172	psz += strlen(pszAdd);
1173	*psz++ = ' ';
1174	}
1175	}
1176	psz[-1] = '\0';
1177
1178
1179	/*
1180	* Format the registers.
1181	*/
1182	if (CPUMIsGuestIn64BitCode(pVM, CPUMCTX2CORE(pCtx)))
1183	{
1184	Log(("rax=%016RX64 rbx=%016RX64 rcx=%016RX64 rdx=%016RX64\n"
1185	"rsi=%016RX64 rdi=%016RX64 r8 =%016RX64 r9 =%016RX64\n"
1186	"r10=%016RX64 r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
1187	"r14=%016RX64 r15=%016RX64\n"
1188	"rip=%016RX64 rsp=%016RX64 rbp=%016RX64 iopl=%d %*s\n"
1189	"cs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1190	"ds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1191	"es={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1192	"fs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1193	"gs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1194	"ss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1195	"cr0=%016RX64 cr2=%016RX64 cr3=%016RX64 cr4=%016RX64\n"
1196	"dr0=%016RX64 dr1=%016RX64 dr2=%016RX64 dr3=%016RX64\n"
1197	"dr4=%016RX64 dr5=%016RX64 dr6=%016RX64 dr7=%016RX64\n"
1198	"gdtr=%016RX64:%04x idtr=%016RX64:%04x eflags=%08x\n"
1199	"ldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1200	"tr ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1201	"SysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1202	,
1203	pCtx->rax, pCtx->rbx, pCtx->rcx, pCtx->rdx, pCtx->rsi, pCtx->rdi,
1204	pCtx->r8, pCtx->r9, pCtx->r10, pCtx->r11, pCtx->r12, pCtx->r13,
1205	pCtx->r14, pCtx->r15,
1206	pCtx->rip, pCtx->rsp, pCtx->rbp, X86_EFL_GET_IOPL(efl), 31, szEFlags,
1207	(RTSEL)pCtx->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u,
1208	(RTSEL)pCtx->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u,
1209	(RTSEL)pCtx->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u,
1210	(RTSEL)pCtx->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u,
1211	(RTSEL)pCtx->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u,
1212	(RTSEL)pCtx->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u,
1213	pCtx->cr0, pCtx->cr2, pCtx->cr3, pCtx->cr4,
1214	pCtx->dr[0], pCtx->dr[1], pCtx->dr[2], pCtx->dr[3],
1215	pCtx->dr[4], pCtx->dr[5], pCtx->dr[6], pCtx->dr[7],
1216	pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, efl,
1217	(RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1218	(RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1219	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp));
1220	}
1221	else
1222	Log(("eax=%08x ebx=%08x ecx=%08x edx=%08x esi=%08x edi=%08x\n"
1223	"eip=%08x esp=%08x ebp=%08x iopl=%d %*s\n"
1224	"cs={%04x base=%016RX64 limit=%08x flags=%08x} dr0=%08RX64 dr1=%08RX64\n"
1225	"ds={%04x base=%016RX64 limit=%08x flags=%08x} dr2=%08RX64 dr3=%08RX64\n"
1226	"es={%04x base=%016RX64 limit=%08x flags=%08x} dr4=%08RX64 dr5=%08RX64\n"
1227	"fs={%04x base=%016RX64 limit=%08x flags=%08x} dr6=%08RX64 dr7=%08RX64\n"
1228	"gs={%04x base=%016RX64 limit=%08x flags=%08x} cr0=%08RX64 cr2=%08RX64\n"
1229	"ss={%04x base=%016RX64 limit=%08x flags=%08x} cr3=%08RX64 cr4=%08RX64\n"
1230	"gdtr=%016RX64:%04x idtr=%016RX64:%04x eflags=%08x\n"
1231	"ldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1232	"tr ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1233	"SysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1234	,
1235	pCtx->eax, pCtx->ebx, pCtx->ecx, pCtx->edx, pCtx->esi, pCtx->edi,
1236	pCtx->eip, pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), 31, szEFlags,
1237	(RTSEL)pCtx->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u, pCtx->dr[0], pCtx->dr[1],
1238	(RTSEL)pCtx->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u, pCtx->dr[2], pCtx->dr[3],
1239	(RTSEL)pCtx->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u, pCtx->dr[4], pCtx->dr[5],
1240	(RTSEL)pCtx->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u, pCtx->dr[6], pCtx->dr[7],
1241	(RTSEL)pCtx->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u, pCtx->cr0, pCtx->cr2,
1242	(RTSEL)pCtx->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u, pCtx->cr3, pCtx->cr4,
1243	pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, efl,
1244	(RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1245	(RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1246	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp));
1247
1248	Log(("FPU:\n"
1249	"FCW=%04x FSW=%04x FTW=%02x\n"
1250	"res1=%02x FOP=%04x FPUIP=%08x CS=%04x Rsvrd1=%04x\n"
1251	"FPUDP=%04x DS=%04x Rsvrd2=%04x MXCSR=%08x MXCSR_MASK=%08x\n"
1252	,
1253	pCtx->fpu.FCW, pCtx->fpu.FSW, pCtx->fpu.FTW,
1254	pCtx->fpu.huh1, pCtx->fpu.FOP, pCtx->fpu.FPUIP, pCtx->fpu.CS, pCtx->fpu.Rsvrd1,
1255	pCtx->fpu.FPUDP, pCtx->fpu.DS, pCtx->fpu.Rsrvd2,
1256	pCtx->fpu.MXCSR, pCtx->fpu.MXCSR_MASK));
1257
1258
1259	Log(("MSR:\n"
1260	"EFER =%016RX64\n"
1261	"PAT =%016RX64\n"
1262	"STAR =%016RX64\n"
1263	"CSTAR =%016RX64\n"
1264	"LSTAR =%016RX64\n"
1265	"SFMASK =%016RX64\n"
1266	"KERNELGSBASE =%016RX64\n",
1267	pCtx->msrEFER,
1268	pCtx->msrPAT,
1269	pCtx->msrSTAR,
1270	pCtx->msrCSTAR,
1271	pCtx->msrLSTAR,
1272	pCtx->msrSFMASK,
1273	pCtx->msrKERNELGSBASE));
1274
1275	}
1276	#endif /* VBOX_STRICT */
1277
1278	/* Dummy callback handlers. */
1279	VMMR0DECL(int) HWACCMR0DummyEnter(PVM pVM, PHWACCM_CPUINFO pCpu)
1280	{
1281	return VINF_SUCCESS;
1282	}
1283
1284	VMMR0DECL(int) HWACCMR0DummyLeave(PVM pVM, PCPUMCTX pCtx)
1285	{
1286	return VINF_SUCCESS;
1287	}
1288
1289	VMMR0DECL(int) HWACCMR0DummyEnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
1290	{
1291	return VINF_SUCCESS;
1292	}
1293
1294	VMMR0DECL(int) HWACCMR0DummyDisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
1295	{
1296	return VINF_SUCCESS;
1297	}
1298
1299	VMMR0DECL(int) HWACCMR0DummyInitVM(PVM pVM)
1300	{
1301	return VINF_SUCCESS;
1302	}
1303
1304	VMMR0DECL(int) HWACCMR0DummyTermVM(PVM pVM)
1305	{
1306	return VINF_SUCCESS;
1307	}
1308
1309	VMMR0DECL(int) HWACCMR0DummySetupVM(PVM pVM)
1310	{
1311	return VINF_SUCCESS;
1312	}
1313
1314	VMMR0DECL(int) HWACCMR0DummyRunGuestCode(PVM pVM, CPUMCTX *pCtx)
1315	{
1316	return VINF_SUCCESS;
1317	}
1318
1319	VMMR0DECL(int) HWACCMR0DummySaveHostState(PVM pVM)
1320	{
1321	return VINF_SUCCESS;
1322	}
1323
1324	VMMR0DECL(int) HWACCMR0DummyLoadGuestState(PVM pVM, CPUMCTX *pCtx)
1325	{
1326	return VINF_SUCCESS;
1327	}

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR0/HWACCMR0.cpp@ 13796

Download in other formats: