VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/EMR3Nem.cpp@ 72489

Last change on this file since 72489 was 72488, checked in by vboxsync, 6 years ago

NEM,CPUM,EM: Don't sync in/out the entire state when leaving the inner NEM loop, only what IEM/TRPM might need. Speeds up MMIO and I/O requiring return to ring-3. bugref:9044

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 18.5 KB
Line 
1/* $Id: EMR3Nem.cpp 72488 2018-06-09 12:24:35Z vboxsync $ */
2/** @file
3 * EM - Execution Monitor / Manager - NEM interface.
4 */
5
6/*
7 * Copyright (C) 2006-2018 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*********************************************************************************************************************************
20* Header Files *
21*********************************************************************************************************************************/
22#define LOG_GROUP LOG_GROUP_EM
23#define VMCPU_INCL_CPUM_GST_CTX
24#include <VBox/vmm/em.h>
25#include <VBox/vmm/vmm.h>
26#include <VBox/vmm/csam.h>
27#include <VBox/vmm/selm.h>
28#include <VBox/vmm/trpm.h>
29#include <VBox/vmm/iem.h>
30#include <VBox/vmm/iom.h>
31#include <VBox/vmm/nem.h>
32#include <VBox/vmm/dbgf.h>
33#include <VBox/vmm/pgm.h>
34#ifdef VBOX_WITH_REM
35# include <VBox/vmm/rem.h>
36#endif
37#include <VBox/vmm/tm.h>
38#include <VBox/vmm/mm.h>
39#include <VBox/vmm/ssm.h>
40#include <VBox/vmm/pdmapi.h>
41#include <VBox/vmm/pdmcritsect.h>
42#include <VBox/vmm/pdmqueue.h>
43#include "EMInternal.h"
44#include <VBox/vmm/vm.h>
45#include <VBox/vmm/gim.h>
46#include <VBox/vmm/cpumdis.h>
47#include <VBox/dis.h>
48#include <VBox/disopcode.h>
49#include <VBox/vmm/dbgf.h>
50#include "VMMTracing.h"
51
52#include <iprt/asm.h>
53
54
55/*********************************************************************************************************************************
56* Defined Constants And Macros *
57*********************************************************************************************************************************/
58#if 0 /* Disabled till after 2.1.0 when we've time to test it. */
59#define EM_NOTIFY_HM
60#endif
61
62
63/*********************************************************************************************************************************
64* Internal Functions *
65*********************************************************************************************************************************/
66DECLINLINE(int) emR3NemExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC = VINF_SUCCESS);
67static int emR3NemExecuteIOInstruction(PVM pVM, PVMCPU pVCpu);
68static int emR3NemForcedActions(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
69
70#define EMHANDLERC_WITH_NEM
71#define emR3ExecuteInstruction emR3NemExecuteInstruction
72#define emR3ExecuteIOInstruction emR3NemExecuteIOInstruction
73#include "EMHandleRCTmpl.h"
74
75
76/**
77 * Executes instruction in NEM mode if we can.
78 *
79 * This is somewhat comparable to REMR3EmulateInstruction.
80 *
81 * @returns VBox strict status code.
82 * @retval VINF_EM_DBG_STEPPED on success.
83 * @retval VERR_EM_CANNOT_EXEC_GUEST if we cannot execute guest instructions in
84 * HM right now.
85 *
86 * @param pVM The cross context VM structure.
87 * @param pVCpu The cross context virtual CPU structure for the calling EMT.
88 * @param fFlags Combinations of EM_ONE_INS_FLAGS_XXX.
89 * @thread EMT.
90 */
91VBOXSTRICTRC emR3NemSingleInstruction(PVM pVM, PVMCPU pVCpu, uint32_t fFlags)
92{
93 Assert(pVCpu->em.s.pCtx == &pVCpu->cpum.GstCtx);
94 Assert(!(fFlags & ~EM_ONE_INS_FLAGS_MASK));
95
96 if (!NEMR3CanExecuteGuest(pVM, pVCpu, &pVCpu->cpum.GstCtx))
97 return VINF_EM_RESCHEDULE;
98
99 uint64_t const uOldRip = pVCpu->cpum.GstCtx.rip;
100 for (;;)
101 {
102 /*
103 * Service necessary FFs before going into HM.
104 */
105 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
106 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
107 {
108 VBOXSTRICTRC rcStrict = emR3NemForcedActions(pVM, pVCpu, &pVCpu->cpum.GstCtx);
109 if (rcStrict != VINF_SUCCESS)
110 {
111 Log(("emR3NemSingleInstruction: FFs before -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
112 return rcStrict;
113 }
114 }
115
116 /*
117 * Go execute it.
118 */
119 bool fOld = NEMR3SetSingleInstruction(pVM, pVCpu, true);
120 VBOXSTRICTRC rcStrict = NEMR3RunGC(pVM, pVCpu);
121 NEMR3SetSingleInstruction(pVM, pVCpu, fOld);
122 LogFlow(("emR3NemSingleInstruction: %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
123
124 /*
125 * Handle high priority FFs and informational status codes. We don't do
126 * normal FF processing the caller or the next call can deal with them.
127 */
128 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
129 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
130 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
131 {
132 rcStrict = emR3HighPriorityPostForcedActions(pVM, pVCpu, rcStrict);
133 LogFlow(("emR3NemSingleInstruction: FFs after -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
134 }
135
136 if (rcStrict != VINF_SUCCESS && (rcStrict < VINF_EM_FIRST || rcStrict > VINF_EM_LAST))
137 {
138 rcStrict = emR3NemHandleRC(pVM, pVCpu, &pVCpu->cpum.GstCtx, VBOXSTRICTRC_TODO(rcStrict));
139 Log(("emR3NemSingleInstruction: emR3NemHandleRC -> %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
140 }
141
142 /*
143 * Done?
144 */
145 CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_RIP);
146 if ( (rcStrict != VINF_SUCCESS && rcStrict != VINF_EM_DBG_STEPPED)
147 || !(fFlags & EM_ONE_INS_FLAGS_RIP_CHANGE)
148 || pVCpu->cpum.GstCtx.rip != uOldRip)
149 {
150 if (rcStrict == VINF_SUCCESS && pVCpu->cpum.GstCtx.rip != uOldRip)
151 rcStrict = VINF_EM_DBG_STEPPED;
152 Log(("emR3NemSingleInstruction: returns %Rrc (rip %llx -> %llx)\n",
153 VBOXSTRICTRC_VAL(rcStrict), uOldRip, pVCpu->cpum.GstCtx.rip));
154 CPUM_IMPORT_EXTRN_RET(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK);
155 return rcStrict;
156 }
157 }
158}
159
160
161/**
162 * Executes one (or perhaps a few more) instruction(s).
163 *
164 * @returns VBox status code suitable for EM.
165 *
166 * @param pVM The cross context VM structure.
167 * @param pVCpu The cross context virtual CPU structure.
168 * @param rcRC Return code from RC.
169 * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
170 * instruction and prefix the log output with this text.
171 */
172#if defined(LOG_ENABLED) || defined(DOXYGEN_RUNNING)
173static int emR3NemExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC, const char *pszPrefix)
174#else
175static int emR3NemExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcRC)
176#endif
177{
178#if defined(LOG_ENABLED)
179 PCPUMCTX pCtx = pVCpu->em.s.pCtx;
180#endif
181 int rc;
182 NOREF(rcRC);
183
184#ifdef LOG_ENABLED
185 /*
186 * Log it.
187 */
188 Log(("EMINS: %04x:%RGv RSP=%RGv\n", pCtx->cs.Sel, (RTGCPTR)pCtx->rip, (RTGCPTR)pCtx->rsp));
189 if (pszPrefix)
190 {
191 DBGFR3_INFO_LOG(pVM, pVCpu, "cpumguest", pszPrefix);
192 DBGFR3_DISAS_INSTR_CUR_LOG(pVCpu, pszPrefix);
193 }
194#endif
195
196 /*
197 * Use IEM and fallback on REM if the functionality is missing.
198 * Once IEM gets mature enough, nothing should ever fall back.
199 */
200 STAM_PROFILE_START(&pVCpu->em.s.StatIEMEmu, a);
201 CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_MUST_MASK);
202 rc = VBOXSTRICTRC_TODO(IEMExecOne(pVCpu));
203 STAM_PROFILE_STOP(&pVCpu->em.s.StatIEMEmu, a);
204
205 if ( rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED
206 || rc == VERR_IEM_INSTR_NOT_IMPLEMENTED)
207 {
208#ifdef VBOX_WITH_REM
209 STAM_PROFILE_START(&pVCpu->em.s.StatREMEmu, b);
210 CPUM_IMPORT_EXTRN_RET(pVCpu, ~CPUMCTX_EXTRN_KEEPER_MASK);
211 EMRemLock(pVM);
212 /* Flush the recompiler TLB if the VCPU has changed. */
213 if (pVM->em.s.idLastRemCpu != pVCpu->idCpu)
214 CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_ALL);
215 pVM->em.s.idLastRemCpu = pVCpu->idCpu;
216
217 rc = REMR3EmulateInstruction(pVM, pVCpu);
218 EMRemUnlock(pVM);
219 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMEmu, b);
220#else /* !VBOX_WITH_REM */
221 NOREF(pVM);
222#endif /* !VBOX_WITH_REM */
223 }
224 return rc;
225}
226
227
228/**
229 * Executes one (or perhaps a few more) instruction(s).
230 * This is just a wrapper for discarding pszPrefix in non-logging builds.
231 *
232 * @returns VBox status code suitable for EM.
233 * @param pVM The cross context VM structure.
234 * @param pVCpu The cross context virtual CPU structure.
235 * @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
236 * instruction and prefix the log output with this text.
237 * @param rcGC GC return code
238 */
239DECLINLINE(int) emR3NemExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC)
240{
241#ifdef LOG_ENABLED
242 return emR3NemExecuteInstructionWorker(pVM, pVCpu, rcGC, pszPrefix);
243#else
244 RT_NOREF_PV(pszPrefix);
245 return emR3NemExecuteInstructionWorker(pVM, pVCpu, rcGC);
246#endif
247}
248
249/**
250 * Executes one (or perhaps a few more) IO instruction(s).
251 *
252 * @returns VBox status code suitable for EM.
253 * @param pVM The cross context VM structure.
254 * @param pVCpu The cross context virtual CPU structure.
255 */
256static int emR3NemExecuteIOInstruction(PVM pVM, PVMCPU pVCpu)
257{
258 RT_NOREF_PV(pVM);
259 STAM_PROFILE_START(&pVCpu->em.s.StatIOEmu, a);
260
261#if 0
262 PCPUMCTX pCtx = pVCpu->em.s.pCtx;
263
264 /*
265 * Try to restart the io instruction that was refused in ring-0.
266 */
267 VBOXSTRICTRC rcStrict = HMR3RestartPendingIOInstr(pVM, pVCpu, pCtx);
268 if (IOM_SUCCESS(rcStrict))
269 {
270 STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoRestarted);
271 STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
272 return VBOXSTRICTRC_TODO(rcStrict); /* rip already updated. */
273 }
274 AssertMsgReturn(rcStrict == VERR_NOT_FOUND, ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)),
275 RT_SUCCESS_NP(rcStrict) ? VERR_IPE_UNEXPECTED_INFO_STATUS : VBOXSTRICTRC_TODO(rcStrict));
276#endif
277
278 /*
279 * Hand it over to the interpreter.
280 */
281 CPUM_IMPORT_EXTRN_RET(pVCpu, IEM_CPUMCTX_EXTRN_MUST_MASK);
282 VBOXSTRICTRC rcStrict = IEMExecOne(pVCpu);
283 LogFlow(("emR3NemExecuteIOInstruction: %Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
284 STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIoIem);
285
286 STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
287 return VBOXSTRICTRC_TODO(rcStrict);
288}
289
290
291/**
292 * Process NEM specific forced actions.
293 *
294 * This function is called when any FFs in VM_FF_HIGH_PRIORITY_PRE_RAW_MASK
295 * or/and VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK are pending.
296 *
297 * @returns VBox status code. May return VINF_EM_NO_MEMORY but none of the other
298 * EM statuses.
299 * @param pVM The cross context VM structure.
300 * @param pVCpu The cross context virtual CPU structure.
301 * @param pCtx Pointer to the guest CPU context.
302 */
303static int emR3NemForcedActions(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
304{
305#ifdef VBOX_WITH_RAW_MODE
306 Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_SELM_SYNC_TSS | VMCPU_FF_SELM_SYNC_GDT | VMCPU_FF_SELM_SYNC_LDT));
307#endif
308
309 /*
310 * Sync page directory should not happen in NEM mode.
311 */
312 if (VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL))
313 {
314 Log(("NEM: TODO: Make VMCPU_FF_PGM_SYNC_CR3 / VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL quiet! (%#x)\n", pVCpu->fLocalForcedActions));
315 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
316 }
317
318 /*
319 * Allocate handy pages (just in case the above actions have consumed some pages).
320 */
321 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PGM_NEED_HANDY_PAGES, VM_FF_PGM_NO_MEMORY))
322 {
323 int rc = PGMR3PhysAllocateHandyPages(pVM);
324 if (RT_FAILURE(rc))
325 return rc;
326 }
327
328 /*
329 * Check whether we're out of memory now.
330 *
331 * This may stem from some of the above actions or operations that has been executed
332 * since we ran FFs. The allocate handy pages must for instance always be followed by
333 * this check.
334 */
335 if (VM_FF_IS_PENDING(pVM, VM_FF_PGM_NO_MEMORY))
336 return VINF_EM_NO_MEMORY;
337
338 RT_NOREF_PV(pCtx);
339 return VINF_SUCCESS;
340}
341
342
343/**
344 * Executes hardware accelerated raw code. (Intel VT-x & AMD-V)
345 *
346 * This function contains the raw-mode version of the inner
347 * execution loop (the outer loop being in EMR3ExecuteVM()).
348 *
349 * @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE, VINF_EM_RESCHEDULE_RAW,
350 * VINF_EM_RESCHEDULE_REM, VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
351 *
352 * @param pVM The cross context VM structure.
353 * @param pVCpu The cross context virtual CPU structure.
354 * @param pfFFDone Where to store an indicator telling whether or not
355 * FFs were done before returning.
356 */
357VBOXSTRICTRC emR3NemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
358{
359 VBOXSTRICTRC rcStrict = VERR_IPE_UNINITIALIZED_STATUS;
360 PCPUMCTX pCtx = pVCpu->em.s.pCtx;
361
362 LogFlow(("emR3NemExecute%d: (cs:eip=%04x:%RGv)\n", pVCpu->idCpu, pCtx->cs.Sel, (RTGCPTR)pCtx->rip));
363 *pfFFDone = false;
364
365 STAM_REL_COUNTER_INC(&pVCpu->em.s.StatNEMExecuteCalled);
366
367 /*
368 * Spin till we get a forced action which returns anything but VINF_SUCCESS.
369 */
370 for (;;)
371 {
372 STAM_PROFILE_ADV_START(&pVCpu->em.s.StatNEMEntry, a);
373
374#if 0
375 /* Check if a forced reschedule is pending. */
376 if (NEMR3IsRescheduleRequired(pVM, pCtx))
377 {
378 rcStrict = VINF_EM_RESCHEDULE;
379 break;
380 }
381#endif
382
383 /*
384 * Process high priority pre-execution raw-mode FFs.
385 */
386 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
387 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
388 {
389 rcStrict = emR3NemForcedActions(pVM, pVCpu, pCtx);
390 if (rcStrict != VINF_SUCCESS)
391 break;
392 }
393
394#ifdef LOG_ENABLED
395 /*
396 * Log important stuff before entering GC.
397 */
398 if (TRPMHasTrap(pVCpu))
399 Log(("CPU%d: Pending hardware interrupt=0x%x cs:rip=%04X:%RGv\n", pVCpu->idCpu, TRPMGetTrapNo(pVCpu), pCtx->cs.Sel, (RTGCPTR)pCtx->rip));
400
401 uint32_t cpl = CPUMGetGuestCPL(pVCpu);
402 if (pVM->cCpus == 1)
403 {
404 if (pCtx->eflags.Bits.u1VM)
405 Log(("NEMV86: %08x IF=%d\n", pCtx->eip, pCtx->eflags.Bits.u1IF));
406 else if (CPUMIsGuestIn64BitCodeEx(pCtx))
407 Log(("NEMR%d: %04x:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pCtx->cs.Sel, (RTGCPTR)pCtx->rip, pCtx->rsp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
408 else
409 Log(("NEMR%d: %04x:%08x ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pCtx->cs.Sel, pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
410 }
411 else
412 {
413 if (pCtx->eflags.Bits.u1VM)
414 Log(("NEMV86-CPU%d: %08x IF=%d\n", pVCpu->idCpu, pCtx->eip, pCtx->eflags.Bits.u1IF));
415 else if (CPUMIsGuestIn64BitCodeEx(pCtx))
416 Log(("NEMR%d-CPU%d: %04x:%RGv ESP=%RGv IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pCtx->cs.Sel, (RTGCPTR)pCtx->rip, pCtx->rsp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
417 else
418 Log(("NEMR%d-CPU%d: %04x:%08x ESP=%08X IF=%d IOPL=%d CR0=%x CR4=%x EFER=%x\n", cpl, pVCpu->idCpu, pCtx->cs.Sel, pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pCtx->eflags.Bits.u2IOPL, (uint32_t)pCtx->cr0, (uint32_t)pCtx->cr4, (uint32_t)pCtx->msrEFER));
419 }
420#endif /* LOG_ENABLED */
421
422 /*
423 * Execute the code.
424 */
425 if (RT_LIKELY(emR3IsExecutionAllowed(pVM, pVCpu)))
426 {
427 STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatNEMEntry, a);
428 STAM_REL_PROFILE_START(&pVCpu->em.s.StatNEMExec, x);
429 rcStrict = NEMR3RunGC(pVM, pVCpu);
430 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatNEMExec, x);
431 }
432 else
433 {
434 /* Give up this time slice; virtual time continues */
435 STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatNEMEntry, a);
436 STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatCapped, u);
437 RTThreadSleep(5);
438 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatCapped, u);
439 rcStrict = VINF_SUCCESS;
440 }
441
442
443 /*
444 * Deal with high priority post execution FFs before doing anything else.
445 */
446 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
447 if ( VM_FF_IS_PENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
448 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
449 rcStrict = emR3HighPriorityPostForcedActions(pVM, pVCpu, rcStrict);
450
451 /*
452 * Process the returned status code.
453 */
454 if (rcStrict >= VINF_EM_FIRST && rcStrict <= VINF_EM_LAST)
455 break;
456
457 rcStrict = emR3NemHandleRC(pVM, pVCpu, pCtx, VBOXSTRICTRC_TODO(rcStrict));
458 if (rcStrict != VINF_SUCCESS)
459 break;
460
461 /*
462 * Check and execute forced actions.
463 */
464#ifdef VBOX_HIGH_RES_TIMERS_HACK
465 TMTimerPollVoid(pVM, pVCpu);
466#endif
467 if ( VM_FF_IS_PENDING(pVM, VM_FF_ALL_MASK)
468 || VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_ALL_MASK))
469 {
470 rcStrict = emR3ForcedActions(pVM, pVCpu, VBOXSTRICTRC_TODO(rcStrict));
471 VBOXVMM_EM_FF_ALL_RET(pVCpu, VBOXSTRICTRC_VAL(rcStrict));
472 if ( rcStrict != VINF_SUCCESS
473 && rcStrict != VINF_EM_RESCHEDULE_HM)
474 {
475 *pfFFDone = true;
476 break;
477 }
478 }
479 }
480
481 /*
482 * Return to outer loop, making sure the fetch all state as we leave.
483 *
484 * Note! Not using CPUM_IMPORT_EXTRN_RET here, to prioritize an rcStrict error
485 * status over import errors.
486 */
487 if (pCtx->fExtrn)
488 {
489 int rcImport = NEMImportStateOnDemand(pVCpu, pCtx, pCtx->fExtrn);
490 AssertReturn(RT_SUCCESS(rcImport) || RT_FAILURE_NP(rcStrict), rcImport);
491 }
492#if defined(LOG_ENABLED) && defined(DEBUG)
493 RTLogFlush(NULL);
494#endif
495 return rcStrict;
496}
497
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette