VirtualBox

Changeset 21327 in vbox for trunk/include


Ignore:
Timestamp:
Jul 7, 2009 12:48:59 PM (16 years ago)
Author:
vboxsync
svn:sync-xref-src-repo-rev:
49672
Message:

cpumR3Load: ignore some advanced capability bits, that we don't expose to the guest

File:
1 edited

Legend:

Unmodified
Added
Removed
  • TabularUnified trunk/include/VBox/x86.h

    r21320 r21327  
    355355/** ECX Bit 0 - SSE3 - Supports SSE3 or not. */
    356356#define X86_CPUID_FEATURE_ECX_SSE3      RT_BIT(0)
     357/** ECX Bit 2 - DTES64 - DS Area 64-bit Layout. */
     358#define X86_CPUID_FEATURE_ECX_DTES64    RT_BIT(2)
    357359/** ECX Bit 3 - MONITOR - Supports MONITOR/MWAIT. */
    358360#define X86_CPUID_FEATURE_ECX_MONITOR   RT_BIT(3)
     
    361363/** ECX Bit 5 - VMX - Virtual Machine Technology. */
    362364#define X86_CPUID_FEATURE_ECX_VMX       RT_BIT(5)
     365/** ECX Bit 6 - SMX - Safer Mode Extensions. */
     366#define X86_CPUID_FEATURE_ECX_SMX       RT_BIT(6)
    363367/** ECX Bit 7 - EST - Enh. SpeedStep Tech. */
    364368#define X86_CPUID_FEATURE_ECX_EST       RT_BIT(7)
     
    373377/** ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
    374378#define X86_CPUID_FEATURE_ECX_TPRUPDATE RT_BIT(14)
     379/** ECX Bit 15 - PDCM - Perf/Debug Capability MSR. */
     380#define X86_CPUID_FEATURE_ECX_PDCM      RT_BIT(15)
     381/** ECX Bit 18 - DCA - Direct Cache Access. */
     382#define X86_CPUID_FEATURE_ECX_DCA       RT_BIT(18)
     383/** ECX Bit 19 - SSE4_1 - Supports SSE4_1 or not. */
     384#define X86_CPUID_FEATURE_ECX_SSE4_1    RT_BIT(19)
     385/** ECX Bit 20 - SSE4_2 - Supports SSE4_2 or not. */
     386#define X86_CPUID_FEATURE_ECX_SSE4_2    RT_BIT(20)
    375387/** ECX Bit 21 - x2APIC support. */
    376388#define X86_CPUID_FEATURE_ECX_X2APIC    RT_BIT(21)
     389/** ECX Bit 22 - MOVBE instruction. */
     390#define X86_CPUID_FEATURE_ECX_MOVBE     RT_BIT(22)
    377391/** ECX Bit 23 - POPCOUNT instruction. */
    378392#define X86_CPUID_FEATURE_ECX_POPCOUNT  RT_BIT(23)
     393/** ECX Bit 26 - XSAVE instruction. */
     394#define X86_CPUID_FEATURE_ECX_XSAVE     RT_BIT(26)
     395/** ECX Bit 27 - OSXSAVE instruction. */
     396#define X86_CPUID_FEATURE_ECX_OSXSAVE   RT_BIT(27)
    379397
    380398
Note: See TracChangeset for help on using the changeset viewer.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette