VirtualBox

Ignore:
Timestamp:
Oct 28, 2015 8:17:18 PM (9 years ago)
Author:
vboxsync
Message:

EFI/Firmware: 'svn merge /vendor/edk2/UDK2010.SR1 /vendor/edk2/current .', reverting and removing files+dirs listed in ReadMe.vbox, resolving conflicts with help from ../UDK2014.SP1/. This is a raw untested merge.

Location:
trunk/src/VBox/Devices/EFI/Firmware
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/Devices/EFI/Firmware

  • trunk/src/VBox/Devices/EFI/Firmware/MdePkg/Library/BasePciExpressLib/PciExpressLib.c

    r48674 r58459  
    66  Library.
    77
    8   Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>
     8  Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>
    99  This program and the accompanying materials
    1010  are licensed and made available under the terms and conditions of the BSD License
     
    287287  If EndBit is greater than 7, then ASSERT().
    288288  If EndBit is less than StartBit, then ASSERT().
     289  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    289290
    290291  @param  Address   The PCI configuration register to write.
     
    331332  If EndBit is greater than 7, then ASSERT().
    332333  If EndBit is less than StartBit, then ASSERT().
     334  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    333335
    334336  @param  Address   The PCI configuration register to write.
     
    375377  If EndBit is greater than 7, then ASSERT().
    376378  If EndBit is less than StartBit, then ASSERT().
     379  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    377380
    378381  @param  Address   The PCI configuration register to write.
     
    421424  If EndBit is greater than 7, then ASSERT().
    422425  If EndBit is less than StartBit, then ASSERT().
     426  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     427  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    423428
    424429  @param  Address   The PCI configuration register to write.
     
    661666  If EndBit is greater than 15, then ASSERT().
    662667  If EndBit is less than StartBit, then ASSERT().
     668  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    663669
    664670  @param  Address   The PCI configuration register to write.
     
    706712  If EndBit is greater than 15, then ASSERT().
    707713  If EndBit is less than StartBit, then ASSERT().
     714  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    708715
    709716  @param  Address   The PCI configuration register to write.
     
    751758  If EndBit is greater than 15, then ASSERT().
    752759  If EndBit is less than StartBit, then ASSERT().
     760  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    753761
    754762  @param  Address   The PCI configuration register to write.
     
    798806  If EndBit is greater than 15, then ASSERT().
    799807  If EndBit is less than StartBit, then ASSERT().
     808  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     809  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    800810
    801811  @param  Address   The PCI configuration register to write.
     
    10381048  If EndBit is greater than 31, then ASSERT().
    10391049  If EndBit is less than StartBit, then ASSERT().
     1050  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    10401051
    10411052  @param  Address   The PCI configuration register to write.
     
    10831094  If EndBit is greater than 31, then ASSERT().
    10841095  If EndBit is less than StartBit, then ASSERT().
     1096  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    10851097
    10861098  @param  Address   The PCI configuration register to write.
     
    11281140  If EndBit is greater than 31, then ASSERT().
    11291141  If EndBit is less than StartBit, then ASSERT().
     1142  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    11301143
    11311144  @param  Address   The PCI configuration register to write.
     
    11751188  If EndBit is greater than 31, then ASSERT().
    11761189  If EndBit is less than StartBit, then ASSERT().
     1190  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     1191  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    11771192
    11781193  @param  Address   The PCI configuration register to write.
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette