VirtualBox

Ignore:
Timestamp:
Oct 28, 2015 8:17:18 PM (9 years ago)
Author:
vboxsync
Message:

EFI/Firmware: 'svn merge /vendor/edk2/UDK2010.SR1 /vendor/edk2/current .', reverting and removing files+dirs listed in ReadMe.vbox, resolving conflicts with help from ../UDK2014.SP1/. This is a raw untested merge.

Location:
trunk/src/VBox/Devices/EFI/Firmware
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/Devices/EFI/Firmware

  • trunk/src/VBox/Devices/EFI/Firmware/MdePkg/Library/BasePciLibCf8/PciLib.c

    r48674 r58459  
    33  PCI Configuration cycles. Layers on top of one PCI CF8 Library instance.
    44
    5   Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>
     5  Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>
    66  This program and the accompanying materials
    77  are licensed and made available under the terms and conditions of the BSD License
     
    237237  If EndBit is greater than 7, then ASSERT().
    238238  If EndBit is less than StartBit, then ASSERT().
     239  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    239240
    240241  @param  Address   The PCI configuration register to write.
     
    275276  If EndBit is greater than 7, then ASSERT().
    276277  If EndBit is less than StartBit, then ASSERT().
     278  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    277279
    278280  @param  Address   The PCI configuration register to write.
     
    313315  If EndBit is greater than 7, then ASSERT().
    314316  If EndBit is less than StartBit, then ASSERT().
     317  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    315318
    316319  @param  Address   The PCI configuration register to write.
     
    353356  If EndBit is greater than 7, then ASSERT().
    354357  If EndBit is less than StartBit, then ASSERT().
     358  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     359  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    355360
    356361  @param  Address   The PCI configuration register to write.
     
    572577  If EndBit is greater than 15, then ASSERT().
    573578  If EndBit is less than StartBit, then ASSERT().
     579  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    574580
    575581  @param  Address   The PCI configuration register to write.
     
    611617  If EndBit is greater than 15, then ASSERT().
    612618  If EndBit is less than StartBit, then ASSERT().
     619  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    613620
    614621  @param  Address   The PCI configuration register to write.
     
    650657  If EndBit is greater than 15, then ASSERT().
    651658  If EndBit is less than StartBit, then ASSERT().
     659  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    652660
    653661  @param  Address   The PCI configuration register to write.
     
    691699  If EndBit is greater than 15, then ASSERT().
    692700  If EndBit is less than StartBit, then ASSERT().
     701  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     702  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    693703
    694704  @param  Address   The PCI configuration register to write.
     
    910920  If EndBit is greater than 31, then ASSERT().
    911921  If EndBit is less than StartBit, then ASSERT().
     922  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    912923
    913924  @param  Address   The PCI configuration register to write.
     
    949960  If EndBit is greater than 31, then ASSERT().
    950961  If EndBit is less than StartBit, then ASSERT().
     962  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    951963
    952964  @param  Address   The PCI configuration register to write.
     
    9881000  If EndBit is greater than 31, then ASSERT().
    9891001  If EndBit is less than StartBit, then ASSERT().
     1002  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    9901003
    9911004  @param  Address   The PCI configuration register to write.
     
    10291042  If EndBit is greater than 31, then ASSERT().
    10301043  If EndBit is less than StartBit, then ASSERT().
     1044  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     1045  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    10311046
    10321047  @param  Address   The PCI configuration register to write.
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette