VirtualBox

Ignore:
Timestamp:
Oct 28, 2015 8:17:18 PM (9 years ago)
Author:
vboxsync
Message:

EFI/Firmware: 'svn merge /vendor/edk2/UDK2010.SR1 /vendor/edk2/current .', reverting and removing files+dirs listed in ReadMe.vbox, resolving conflicts with help from ../UDK2014.SP1/. This is a raw untested merge.

Location:
trunk/src/VBox/Devices/EFI/Firmware
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/Devices/EFI/Firmware

  • trunk/src/VBox/Devices/EFI/Firmware/MdePkg/Library/PeiPciSegmentLibPciCfg2/PciSegmentLib.c

    r48674 r58459  
    22  PCI Segment Library implementation using PCI CFG2 PPI.
    33
    4   Copyright (c) 2007 - 2009, Intel Corporation. All rights reserved.<BR>
     4  Copyright (c) 2007 - 2012, Intel Corporation. All rights reserved.<BR>
    55  This program and the accompanying materials are
    66  licensed and made available under the terms and conditions of
     
    370370  If EndBit is greater than 7, then ASSERT().
    371371  If EndBit is less than StartBit, then ASSERT().
     372  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    372373
    373374  @param  Address   The PCI configuration register to write.
     
    411412  If EndBit is greater than 7, then ASSERT().
    412413  If EndBit is less than StartBit, then ASSERT().
     414  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    413415
    414416  @param  Address   The PCI configuration register to write.
     
    452454  If EndBit is greater than 7, then ASSERT().
    453455  If EndBit is less than StartBit, then ASSERT().
     456  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    454457
    455458  @param  Address   The PCI configuration register to write.
     
    495498  If EndBit is greater than 7, then ASSERT().
    496499  If EndBit is less than StartBit, then ASSERT().
     500  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     501  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    497502
    498503  @param  Address   The PCI configuration register to write.
     
    712717  If EndBit is greater than 15, then ASSERT().
    713718  If EndBit is less than StartBit, then ASSERT().
     719  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    714720
    715721  @param  Address   The PCI configuration register to write.
     
    748754  If EndBit is greater than 15, then ASSERT().
    749755  If EndBit is less than StartBit, then ASSERT().
     756  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    750757
    751758  @param  Address   The PCI configuration register to write.
     
    790797  If EndBit is greater than 7, then ASSERT().
    791798  If EndBit is less than StartBit, then ASSERT().
     799  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    792800
    793801  @param  Address   The address that encodes the PCI Segment, Bus, Device, Function, and Register.
     
    833841  If EndBit is greater than 15, then ASSERT().
    834842  If EndBit is less than StartBit, then ASSERT().
     843  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     844  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    835845
    836846  @param  Address   The PCI configuration register to write.
     
    10511061  If EndBit is greater than 31, then ASSERT().
    10521062  If EndBit is less than StartBit, then ASSERT().
     1063  If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    10531064
    10541065  @param  Address   The PCI configuration register to write.
     
    10921103  If EndBit is greater than 31, then ASSERT().
    10931104  If EndBit is less than StartBit, then ASSERT().
     1105  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    10941106
    10951107  @param  Address   The PCI configuration register to write.
     
    11331145  If EndBit is greater than 31, then ASSERT().
    11341146  If EndBit is less than StartBit, then ASSERT().
    1135  
     1147  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    11361148
    11371149  @param  Address   The PCI configuration register to write.
     
    11771189  If EndBit is greater than 31, then ASSERT().
    11781190  If EndBit is less than StartBit, then ASSERT().
     1191  If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
     1192  If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
    11791193
    11801194  @param  Address   The PCI configuration register to write.
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette