VirtualBox

Ignore:
Timestamp:
Jul 4, 2018 5:36:58 AM (6 years ago)
Author:
vboxsync
Message:

VMM/HMVMXR0: Macro nit, try not to hide parameters.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/src/VBox/VMM/VMMR0/HMVMXR0.cpp

    r72850 r72851  
    160160                                                              (a_pVCpu)->cpum.GstCtx.fExtrn, (a_fExtrnMbz)))
    161161
    162 
    163162/** Helper macro for VM-exit handlers called unexpectedly. */
    164 #define HMVMX_RETURN_UNEXPECTED_EXIT() \
     163#define HMVMX_UNEXPECTED_EXIT_RET(a_pVCpu, a_pVmxTransient) \
    165164    do { \
    166         pVCpu->hm.s.u32HMError = pVmxTransient->uExitReason; \
     165        (a_pVCpu)->hm.s.u32HMError = (a_pVmxTransient)->uExitReason; \
    167166        return VERR_VMX_UNEXPECTED_EXIT; \
    168167    } while (0)
     
    1115811157    {
    1115911158        AssertMsgFailed(("Unexpected NMI-window exit.\n"));
    11160         HMVMX_RETURN_UNEXPECTED_EXIT();
     11159        HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1116111160    }
    1116211161
     
    1128011279
    1128111280    AssertMsgFailed(("hmR0VmxExitGetsec: unexpected VM-exit when CR4.SMXE is 0.\n"));
    11282     HMVMX_RETURN_UNEXPECTED_EXIT();
     11281    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1128311282}
    1128411283
     
    1151711516    HMVMX_VALIDATE_EXIT_HANDLER_PARAMS();
    1151811517    AssertMsgFailed(("Unexpected RSM VM-exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11519     HMVMX_RETURN_UNEXPECTED_EXIT();
     11518    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1152011519}
    1152111520
     
    1153711536    HMVMX_VALIDATE_EXIT_HANDLER_PARAMS();
    1153811537    AssertMsgFailed(("Unexpected SMI VM-exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11539     HMVMX_RETURN_UNEXPECTED_EXIT();
     11538    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1154011539}
    1154111540
     
    1154911548    HMVMX_VALIDATE_EXIT_HANDLER_PARAMS();
    1155011549    AssertMsgFailed(("Unexpected IO SMI VM-exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11551     HMVMX_RETURN_UNEXPECTED_EXIT();
     11550    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1155211551}
    1155311552
     
    1156511564    HMVMX_VALIDATE_EXIT_HANDLER_PARAMS();
    1156611565    AssertMsgFailed(("Unexpected SIPI VM-exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11567     HMVMX_RETURN_UNEXPECTED_EXIT();
     11566    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1156811567}
    1156911568
     
    1174511744    NOREF(pVmxTransient);
    1174611745    AssertMsgFailed(("Unexpected MSR-load exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx)); NOREF(pMixedCtx);
    11747     HMVMX_RETURN_UNEXPECTED_EXIT();
     11746    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1174811747}
    1174911748
     
    1175711756    NOREF(pVmxTransient);
    1175811757    AssertMsgFailed(("Unexpected machine-check event exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx)); NOREF(pMixedCtx);
    11759     HMVMX_RETURN_UNEXPECTED_EXIT();
     11758    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1176011759}
    1176111760
     
    1178711786        return VERR_EM_INTERPRETER;
    1178811787    AssertMsgFailed(("Unexpected XDTR access. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11789     HMVMX_RETURN_UNEXPECTED_EXIT();
     11788    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1179011789}
    1179111790
     
    1180211801        return VERR_EM_INTERPRETER;
    1180311802    AssertMsgFailed(("Unexpected RDRAND exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    11804     HMVMX_RETURN_UNEXPECTED_EXIT();
     11803    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1180511804}
    1180611805
     
    1183211831            AssertMsgFailed(("Unexpected RDMSR for an MSR in the auto-load/store area in the VMCS. ecx=%#RX32\n",
    1183311832                             pMixedCtx->ecx));
    11834             HMVMX_RETURN_UNEXPECTED_EXIT();
     11833            HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1183511834        }
    1183611835        if (hmR0VmxIsLazyGuestMsr(pVCpu, pMixedCtx->ecx))
     
    1184311842            {
    1184411843                AssertMsgFailed(("Unexpected RDMSR for a passthru lazy-restore MSR. ecx=%#RX32\n", pMixedCtx->ecx));
    11845                 HMVMX_RETURN_UNEXPECTED_EXIT();
     11844                HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1184611845            }
    1184711846        }
     
    1195111950                {
    1195211951                    AssertMsgFailed(("Unexpected WRMSR for an MSR in the VMCS. ecx=%#RX32\n", pMixedCtx->ecx));
    11953                     HMVMX_RETURN_UNEXPECTED_EXIT();
     11952                    HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1195411953                }
    1195511954
     
    1196411963                            AssertMsgFailed(("Unexpected WRMSR for an MSR in the auto-load/store area in the VMCS. ecx=%#RX32\n",
    1196511964                                             pMixedCtx->ecx));
    11966                             HMVMX_RETURN_UNEXPECTED_EXIT();
     11965                            HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1196711966                        }
    1196811967                    }
     
    1197711976                        {
    1197811977                            AssertMsgFailed(("Unexpected WRMSR for passthru, lazy-restore MSR. ecx=%#RX32\n", pMixedCtx->ecx));
    11979                             HMVMX_RETURN_UNEXPECTED_EXIT();
     11978                            HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1198011979                        }
    1198111980                    }
     
    1257712576    {
    1257812577        AssertMsgFailed(("Unexpected MOV DRx exit. pVCpu=%p pMixedCtx=%p\n", pVCpu, pMixedCtx));
    12579         HMVMX_RETURN_UNEXPECTED_EXIT();
     12578        HMVMX_UNEXPECTED_EXIT_RET(pVCpu, pVmxTransient);
    1258012579    }
    1258112580
Note: See TracChangeset for help on using the changeset viewer.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette