- Timestamp:
- Sep 7, 2018 6:12:42 AM (6 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/include/iprt/x86.h
r74099 r74131 1340 1340 /** Advanced debugging of RTM regions (Intel only). */ 1341 1341 #define MSR_IA32_DEBUGCTL_RTM RT_BIT_64(15) 1342 /** Debug control MSR valid bits (Intel only). */ 1343 #define MSR_IA32_DEBUGCTL_VALID_MASK_INTEL ( MSR_IA32_DEBUGCTL_LBR | MSR_IA32_DEBUGCTL_BTF | MSR_IA32_DEBUGCTL_TR \ 1344 | MSR_IA32_DEBUGCTL_BTS | MSR_IA32_DEBUGCTL_BTINT | MSR_IA32_DEBUGCTL_BTS_OFF_OS \ 1345 | MSR_IA32_DEBUGCTL_BTS_OFF_USER | MSR_IA32_DEBUGCTL_FREEZE_LBR_ON_PMI \ 1346 | MSR_IA32_DEBUGCTL_FREEZE_PERFMON_ON_PMI | MSR_IA32_DEBUGCTL_FREEZE_WHILE_SMM_EM \ 1347 | MSR_IA32_DEBUGCTL_RTM) 1342 1348 1343 1349 /** The number (0..3 or 0..15) of the last branch record register on P4 and
Note:
See TracChangeset
for help on using the changeset viewer.