VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR0

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @10609   16 years vboxsync Check for unexpected rescheduling.
(edit) @10607   16 years vboxsync Guest state loading and host state saving *must* be done after TPR …
(edit) @10572   16 years vboxsync Use NIL_RTR0MEMOBJ and ASMMemZeroPage.
(edit) @10566   16 years vboxsync Comment
(edit) @10542   16 years vboxsync Go directly to the halted state when encountering a hlt instruction …
(edit) @10537   16 years vboxsync Updated HWACCMDumpRegs
(edit) @10509   16 years vboxsync And again
(edit) @10508   16 years vboxsync Stupid compiler
(edit) @10506   16 years vboxsync Assertion
(edit) @10505   16 years vboxsync Easier to grep for
(edit) @10504   16 years vboxsync Don't violate my own rules…
(edit) @10503   16 years vboxsync More logging
(edit) @10502   16 years vboxsync Take precautions for being rescheduled to a different cpu due to long …
(edit) @10500   16 years vboxsync Clarified comment
(edit) @10499   16 years vboxsync Another paranoid assertion.
(edit) @10498   16 years vboxsync Added warning
(edit) @10497   16 years vboxsync Another edge case where we need to flush the TLB.
(edit) @10491   16 years vboxsync Logging
(edit) @10489   16 years vboxsync AMD-V: Always flush the TLB the first time a cpu is used.
(edit) @10480   16 years vboxsync Must monitor CR8 writes. (for now)
(edit) @10473   16 years vboxsync MMIO instruction emulation for OR, BT and XOR added.
(edit) @10471   16 years vboxsync warning
(edit) @10466   16 years vboxsync Write back cached TPR
(edit) @10465   16 years vboxsync Cleaned up
(edit) @10464   16 years vboxsync More assertions
(edit) @10463   16 years vboxsync Use the TPR threshold feature.
(edit) @10458   16 years vboxsync TPR & interrupt dispatch updates.
(edit) @10450   16 years vboxsync Added VMMGetSvnRev() (exported) and changed VMMR0Init and VMMGCInit …
(edit) @10360   16 years vboxsync Removed the same assertion as before in the AMD-V code.
(edit) @10356   16 years vboxsync Safety precaution
(edit) @10355   16 years vboxsync TPR updates
(edit) @10354   16 years vboxsync Extra assertion
(edit) @10353   16 years vboxsync TPR caching for VT-x. Removed the CR8 register from CPUMCTX.
(edit) @10331   16 years vboxsync Removed the assertion completely.
(edit) @10330   16 years vboxsync Wrong assertion. Due to ring 3 far jumps the assertion condition can …
(edit) @10301   16 years vboxsync Wrong place for the assertion
(edit) @10299   16 years vboxsync Force a TLB flush on a mode switch too.
(edit) @10297   16 years vboxsync More assertions.
(edit) @10269   16 years vboxsync Logging updates
(edit) @10206   16 years vboxsync Fixed regression introduced by TPR caching. (never execute code that …
(edit) @10202   16 years vboxsync removed VBOX_WITH_PDM_LOCK
(edit) @10110   16 years vboxsync More TPR updates
(edit) @10108   16 years vboxsync More CR8 updates
(edit) @10097   16 years vboxsync Derive CPL from cs, not ss.
(edit) @10095   16 years vboxsync logging change
(edit) @10066   16 years vboxsync Paranoid assertion
(edit) @10064   16 years vboxsync Missing log group
(edit) @10019   16 years vboxsync Updated for accepted shadow page modes.
(edit) @10018   16 years vboxsync Wrong assertion + logging updates
(edit) @10015   16 years vboxsync Don't forget to sync back MSR_K8_KERNEL_GS_BASE.
(edit) @10014   16 years vboxsync Filter out the MSR_K6_LME bit or else AMD-V expects amd64 shadow …
(edit) @10011   16 years vboxsync Compile fix
(edit) @10010   16 years vboxsync Updates for 64 bits mode (invlpg - amd-v)
(edit) @9998   16 years vboxsync Logging update
(edit) @9988   16 years vboxsync Unconditionally update the sysenter msrs.
(edit) @9964   16 years vboxsync Paranoid assertion
(edit) @9915   16 years vboxsync fixed build breaks
(edit) @9897   16 years vboxsync Updates for executing 64 bits guest code with AMD-V.
(edit) @9896   16 years vboxsync Fixed SVMInvlpgA for 64 bits guest pointers and a potential issue with …
(edit) @9854   16 years vboxsync Sigh.
(edit) @9853   16 years vboxsync kernel gs base can be changed behind our back (swapgs), so always …
(edit) @9821   16 years vboxsync Compile fix
(edit) @9817   16 years vboxsync fs & gs base cleanup
(edit) @9815   16 years vboxsync Removed unnecessary guest msr saving.
(edit) @9814   16 years vboxsync FS & GS base msr fixes
(edit) @9805   16 years vboxsync Backed out previous changeset
(edit) @9804   16 years vboxsync FS & GS syncing
(edit) @9802   16 years vboxsync CPUMIsGuestIn64BitCodeEx update
(edit) @9720   17 years vboxsync Emulate rdmsr & wrmsr. Note that Intel mentions a (slightly different) …
(edit) @9719   17 years vboxsync Accidental commit
(edit) @9718   17 years vboxsync Single instruction emulation for rd/wrmsr
(edit) @9708   17 years vboxsync Use RIP everywhere
(edit) @9686   17 years vboxsync Logging updates
(edit) @9669   17 years vboxsync warnings
(edit) @9660   17 years vboxsync Correction
(edit) @9659   17 years vboxsync SELMGetCpuModeFromSelector is a better name.
(edit) @9658   17 years vboxsync Renamed SELMIsSelector32Bit to SELMGetSelectorType.
(edit) @9593   17 years vboxsync Comments
(edit) @9592   17 years vboxsync Bug fixes
(edit) @9535   17 years vboxsync Log guest state in case of failure.
(edit) @9533   17 years vboxsync Dump state in case of VMX_EXIT_ERR_INVALID_GUEST_STATE.
(edit) @9484   17 years vboxsync Save & restore CSTAR, STAR, SFMASK & KERNEL_GSBASE MSRs (VT-x)
(edit) @9475   17 years vboxsync Added VMXR0StartVM64. Sync the FS_BASE & GS_BASE MSRs.
(edit) @9457   17 years vboxsync Reapplied fixed 31707.
(edit) @9453   17 years vboxsync Backed out 31707
(edit) @9452   17 years vboxsync Preparing for 64 bits vmlaunch/vmresume.
(edit) @9421   17 years vboxsync 64 bits hidden selector base.
(edit) @9414   17 years vboxsync macro
(edit) @9413   17 years vboxsync Compile fixes
(edit) @9412   17 years vboxsync use macros to access base, limit of a descriptor and offset of an IDT entry
(edit) @9411   17 years vboxsync Use a union for esp & rsp, so they are in-sync.
(edit) @9409   17 years vboxsync Probably caused the testbox failures.
(edit) @9407   17 years vboxsync HWACCM updates.
(edit) @9385   17 years vboxsync Backed out some of the changes. Broke VT-x
(edit) @9384   17 years vboxsync Compile fix
(edit) @9383   17 years vboxsync VT-x/AMD-V updates for 64 bits guests
(edit) @9212   17 years vboxsync Major changes for sizeof(RTGCPTR) == uint64_t. Introduced RCPTRTYPE …
(edit) @9188   17 years vboxsync Same IF fix for halt instructions in VT-x.
(edit) @9184   17 years vboxsync If CF=0 HLT should never resume.
(edit) @9161   17 years vboxsync Have to save and restore MSR_K8_FS_BASE as well in the …
Note: See TracRevisionLog for help on using the revision log.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette