|
|
|
@71676
|
7 years |
vboxsync |
Comments.
|
|
|
|
@71166
|
7 years |
vboxsync |
VMM/CPUM: Nested Hw.virt: Try expose SVM flush-by-ASID to the guest.
|
|
|
|
@71118
|
7 years |
vboxsync |
VMM/CPUM: Nested Hw.virt: Expose NRIP and decode-assist SVM features …
|
|
|
|
@71108
|
7 years |
vboxsync |
Added speculation control settings to API, refined implementation.
|
|
|
|
@70948
|
7 years |
vboxsync |
VMM: Added a bMainExecutionEngine member to the VM structure for use …
|
|
|
|
@70913
|
7 years |
vboxsync |
CPUM: Infrastructure for speculative execution control.
|
|
|
|
@70846
|
7 years |
vboxsync |
VMM/CPUM: Dump recognized bits in leaf 0x80000007 for both host and …
|
|
|
|
@70845
|
7 years |
vboxsync |
VMM/CPUM: Fixed read host CPUID leaf 0x80000008 before logging.
|
|
|
|
@70794
|
7 years |
vboxsync |
VMM/CPUM: Try passthrough invariant TSC feature by default incl. on …
|
|
|
|
@70720
|
7 years |
vboxsync |
VMM/CPUM: Nested Hw.virt: Log when nested hw.virt is disabled when the …
|
|
|
|
@70714
|
7 years |
vboxsync |
VMM/CPUM: Changed the nested SVM CFGM key to the common NestedHWVirt one.
|
|
|
|
@70654
|
7 years |
vboxsync |
VMM/CPUM: Mask out INVPCID in addition to PCID when FSGSBASE is not …
|
|
|
|
@70612
|
7 years |
vboxsync |
VMM: Expose PCID, INVPCID, FSGSBASE features to guests. Implemented …
|
|
|
|
@70606
|
7 years |
vboxsync |
updates (bugref:9087)
|
|
|
|
@70555
|
7 years |
vboxsync |
CPUMR3CpuId.cpp: Two more entries, one of which is unconfirmed.
|
|
|
|
@70551
|
7 years |
vboxsync |
CPUMR3CpuId.cpp: Goldmont Plus.
|
|
|
|
@70550
|
7 years |
vboxsync |
CPUMR3CpuId: Added comment about unknown CPUID 706a1.
|
|
|
|
@70531
|
7 years |
vboxsync |
Typos.
|
|
|
|
@70450
|
7 years |
vboxsync |
VMM/CPUMR3CpuId.cpp: Some new intel model numbers.
|
|
|
|
@70254
|
7 years |
vboxsync |
VMM: Match the AMD specs exactly whenever possible for SVM specific …
|
|
|
|
@70184
|
7 years |
vboxsync |
VMM/CPUM: Added guest CPUID feature bits for SVM VGIF and Virtualized …
|
|
|
|
@69883
|
7 years |
vboxsync |
CPUID: Always expose HTT CPUID bit if in CPU profile (bugref:6930).
|
|
|
|
@69221
|
7 years |
vboxsync |
VMM: scm cleanups
|
|
|
|
@69111
|
7 years |
vboxsync |
(C) year
|
|
|
|
@68707
|
7 years |
vboxsync |
CPUMR3CpuId.cpp: A shot at the XSAVE consistency issue with Linux …
|
|
|
|
@68532
|
7 years |
vboxsync |
CPUM: Use a valid value for initializing PkgCStateCfgCtrl on Core 2 CPUs.
|
|
|
|
@67836
|
7 years |
vboxsync |
CPUMR3CpuId: typo
|
|
|
|
@67821
|
7 years |
vboxsync |
SUP, VMM: Added interface to read CPU microcode revision, used in VMM …
|
|
|
|
@67071
|
8 years |
vboxsync |
CPUMR3CpuId.cpp: Detect AVX2 correctly. (stupid typos)
|
|
|
|
@67070
|
8 years |
vboxsync |
CPUMR3CpuId.cpp: Enabled AVX2 instructions for VMs with nested paging.
|
|
|
|
@66879
|
8 years |
vboxsync |
CPUM: Hide VME capability on Ryzen unless overridden by ForceVme key. …
|
|
|
|
@66581
|
8 years |
vboxsync |
VMM: Nested Hw.virt: Implemented various SVM intercepts in IEM, …
|
|
|
|
@66403
|
8 years |
vboxsync |
CPUM: Added the MXCSR mask to the CPU database and CPUM::GuestInfo as …
|
|
|
|
@66331
|
8 years |
vboxsync |
IEM: Converted iemOp_Grp15 from switch to tables; implemented …
|
|
|
|
@66327
|
8 years |
vboxsync |
IEM,CPUM: Implemented clflush Mb (0f ae /7).
|
|
|
|
@66215
|
8 years |
vboxsync |
CPUMR3CpuId.cpp: Fixed typo in unused paranoid code.
|
|
|
|
@66095
|
8 years |
vboxsync |
CPUMR3CpuId.cpp: Detect AMD Ryzen.
|
|
|
|
@66040
|
8 years |
vboxsync |
VMM: Nested Hw.virt: SVM bits.
|
|
|
|
@65905
|
8 years |
vboxsync |
VMM: Nested Hw.virt: todo.
|
|
|
|
@65904
|
8 years |
vboxsync |
VMM: Nested Hw.virt: Started with tweaking the AMD bits and laying the …
|
|
|
|
@65801
|
8 years |
vboxsync |
VMM/CPUM: Fix typo in enabling XOP, while exploding CPUID features.
|
|
|
|
@65763
|
8 years |
vboxsync |
CPUM: Added fXop to CPUMFEATURES.
|
|
|
|
@65493
|
8 years |
vboxsync |
CPUM,PGM: cmpxchg16b work (stats).
|
|
|
|
@65459
|
8 years |
vboxsync |
VMM: don't depend on the CPUID(EAX=1)/HTT feature for guests with more …
|
|
|
|
@64530
|
8 years |
vboxsync |
VMM: typos
|
|
|
|
@63560
|
8 years |
vboxsync |
scm: cleaning up todos
|
|
|
|
@62869
|
8 years |
vboxsync |
VMM: warnings.
|
|
|
|
@62637
|
8 years |
vboxsync |
VMMR3: warnings
|
|
|
|
@62591
|
8 years |
vboxsync |
VMM/GIM, CPUM: Retire "EnableHVP" CFGM option and the unconditional …
|
|
|
|
@62478
|
8 years |
vboxsync |
(C) 2016
|
|
|
|
@61780
|
9 years |
vboxsync |
oops
|
|
|
|
@61776
|
9 years |
vboxsync |
CPUM,APIC: Per-CPU APIC CPUID feature bit and MSR_IA32_APICBASE GP …
|
|
|
|
@60996
|
9 years |
vboxsync |
x86: Added two more CPUID bit definitions.
|
|
|
|
@60438
|
9 years |
vboxsync |
CPUR3CpuId: Fixed fake 8086/80186 classification.
|
|
|
|
@60414
|
9 years |
vboxsync |
CPUMR3CpuId.cpp: Build fix.
|
|
|
|
@60411
|
9 years |
vboxsync |
VMM,Main: Added 286, 186 and 8086 CPU profiles to play with.
|
|
|
|
@59792
|
9 years |
vboxsync |
VMM/CPUMR3Cpuid: print core count +1 in VBox.log
|
|
|
|
@58122
|
9 years |
vboxsync |
VMM: Made @param pVM more uniform and to the point.
|
|
|
|
@57373
|
9 years |
vboxsync |
CPUMR3CpuId.cpp: Intel CPU march classification updates.
|
|
|
|
@57358
|
9 years |
vboxsync |
*: scm cleanup run.
|
|
|
|
@57331
|
9 years |
vboxsync |
temporarily disables AVX-2 by default.
|
|
|
|
@57329
|
9 years |
vboxsync |
CPUMR3CpuId.cpp: detect skylake
|
|
|
|
@57124
|
9 years |
vboxsync |
CPUMR3CpuId.cpp: Disable AVX and XSAVE for 64-bit guest on 32-bit …
|
|
|
|
@57116
|
9 years |
vboxsync |
CPUMR3CpuId: allow to override internal IsaExts leafs
|
|
|
|
@57056
|
9 years |
vboxsync |
cpumR3CpuIdSanitize: Log and clean up sub-leaves in the feature areas …
|
|
|
|
@56985
|
9 years |
vboxsync |
VMM: Log and assertion formatting fixes.
|
|
|
|
@56877
|
9 years |
vboxsync |
VMM/CPUM: Moved the MSR STAM registeration call to …
|
|
|
|
@56873
|
9 years |
vboxsync |
CPUMR3CpuId.cpp: Don't expose AVX and AVX-2 if the YMM XSAVE state …
|
|
|
|
@56094
|
10 years |
vboxsync |
cpumR3LoadCpuIdInner: More correct assertion as we don't actually …
|
|
|
|
@56089
|
10 years |
vboxsync |
removed invalid assertion.
|
|
|
|
@55862
|
10 years |
vboxsync |
CPUMR3CpuId.cpp: Corrected XSAVE related CPUID handling loading old state.
|
|
|
|
@55740
|
10 years |
vboxsync |
leaf 0xd fixes
|
|
|
|
@55733
|
10 years |
vboxsync |
CPUMR3CpuId.cpp: Fixed CPUID sub-leaves collection for leaf 0xd. …
|
|
|
|
@55716
|
10 years |
vboxsync |
just disable AVX on AMD-V wholesale.
|
|
|
|
@55713
|
10 years |
vboxsync |
Disabled AVX/XSAVE for AMD fam 15h.
|
|
|
|
@55691
|
10 years |
vboxsync |
CPUMR3CpuId.cpp: Added PKU and OSPKU to g_aLeaf7Sub0EcxSubFields.
|
|
|
|
@55674
|
10 years |
vboxsync |
Main,VBoxManage,Settings: Changed the boolean syntheticCPU setting …
|
|
|
|
@55466
|
10 years |
vboxsync |
CPUM: Need to save and restore the extended state stuff. duh.
|
|
|
|
@55316
|
10 years |
vboxsync |
CPUM,IEM,HM: Enabled XSAVE and AVX for AMD-V too.
|
|
|
|
@55293
|
10 years |
vboxsync |
CPUM: Expose XSAVE, AVX and AVX-2.
|
|
|
|
@55230
|
10 years |
vboxsync |
cpumR3CpuIdReadIsaExtCfgEx: Removed obsoleted assertion.
|
|
|
|
@55229
|
10 years |
vboxsync |
CPUM,IEM: Expose GuestFeatures and HostFeatures (exploded CPUID), …
|
|
|
|
@55114
|
10 years |
vboxsync |
CPUM: Use XSAVE/XRSTOR for host state.
|
|
|
|
@55062
|
10 years |
vboxsync |
Remove CPUFeatures and CPUFeaturesExt from CPUM, use HostFeatures …
|
|
|
|
@55060
|
10 years |
vboxsync |
TSC detection fix.
|
|
|
|
@55054
|
10 years |
vboxsync |
Removed support for host CPUs without FXSAVE/FXRSTOR support.
|
|
|
|
@54958
|
10 years |
vboxsync |
CPUMR3CpuId: Fixed typos. Thank you Jung-uk Kim.
|
|
|
|
@54943
|
10 years |
vboxsync |
CPUMR3CpuId: fix
|
|
|
|
@54925
|
10 years |
vboxsync |
VMM: nit.
|
|
|
|
@54924
|
10 years |
vboxsync |
VMM/CPUM: LogRel cosmetics.
|
|
|
|
@54920
|
10 years |
vboxsync |
CPUM: Expose AXMMX to guests too.
|
|
|
|
@54916
|
10 years |
vboxsync |
VMM: expose DEPFPU_CS_DS to the guest (leaf 7)
|
|
|
|
@54913
|
10 years |
vboxsync |
typos.
|
|
|
|
@54896
|
10 years |
vboxsync |
x86.h,VMM: XSAVE structures.
|
|
|
|
@54894
|
10 years |
vboxsync |
VMM: Expose some of the recent AMD instruction set extensions to the …
|
|
|
|
@54891
|
10 years |
vboxsync |
CPUM: Enabled CMPXCHG16B by defaults for VMs with nested paging and …
|
|
|
|
@54888
|
10 years |
vboxsync |
CPUM: Moved the old ISA extension CFGM options, implemented forcing …
|
|
|
|
@54887
|
10 years |
vboxsync |
CPUM: Enable a bunch of recent instruction extensions for VMs which …
|
|
|
|
@54879
|
10 years |
vboxsync |
Started on AESNI config, continue at home…
|
|
|
|
@54862
|
10 years |
vboxsync |
Corrected x86.h/mac typo.
|
|
|
|
